Evolutionary approach for data path synthesis

Canadian Conference on Electrical and Computer Engineering

Volumn 1, Issue , 2000, Pages 380-384

  Harmanani, Haidar M ^a   Saliba, Rony ^a  

^a LEBANESE AMERICAN UNIVERSITY   (Lebanon)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PATH SYNTHESIS; DATAPATH ALLOCATION; HIGH LEVEL SYNTHESIS;

C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER WORKSTATIONS; GENETIC ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES;

DIGITAL INTEGRATED CIRCUITS;

EID: 0033720277     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. T. Blickle, J. Teich, L. Thiele, "System-Level Synthesis Using Evolutionary Algorithms," Journal of Design Automation for Embedded Systems, Volume 3, pp. 23-58, 1998.
2. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw Hill, 1994.
3. M. Dhodhi, F. Hielscher, R. Storer, J. Bhasker, "Datapath Synthesis Using a Problem-Space Genetic Algorithm," IEEE Trans. on CAD, Volume 14, pp. 934-944, August 1995.
4. D. Fogel, Evolutionary Computation: Toward a New Philosophy of Machine Intelligence, IEEE Press, 1995.
5. D. Gajski, N. Dutt, A. Wu, S. Lin, High-Level Synthesis: Introductrion to Chip and System Design, Kluwer Academic Publishers, 1992.
6. M. Heijligers, "The Applications of Genetic Algorithms to High-Level Synthesis," Technishe Universiteit Eindhoven, Eindhoven, 1996.
7. F. Kurdahi, A. Parker, "REAL: A Program for Register Allocation," In Proc. of the 24th DAC, pp. 210-215, 1987.
8. R. Martin, J. Knight, "Genetic Algorithms for Optimization of Integrated Circuit Synthesis," In Proc. of 5th International Conference on GA and their applications, pp. 432-438, 1993.
9. Z. Michalewicz, Genetic Algorithms + Data Structures = Evolution Programs, Springer-Verlag, Berlin, 1996.
10. J. Nestor, "SALSA: A New Approach to Scheduling with Timing Constraints," IEEE Trans. CAD, Vol. 12, No. 8, Augsut 1993.
11. B.M. Pangrle, "Splicer: A Heuristic Approach to Connectivity Binding," In Proc. of the 25th DAC, June 1988, pp. 536-541.
12. P. Paulin, J.P. Knight, "Forced-Directed Scheduling for the Behavioral Synthesis of ASIC's", IEEE Trans. on CAD, pp. 661-679, June 1989.
13. E. Torbey, J. Knight, "Control Dependent High-Level Synthesis Using Genetic Algorithms," Technical Report, Carleton University, 1997.