|
Volumn , Issue , 2000, Pages 15-20
|
Multi-valued logic pass gate network using neuron-MOS transistors
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER HARDWARE;
COMPUTER SIMULATION;
INTEGRATED CIRCUIT LAYOUT;
LOGIC GATES;
MOSFET DEVICES;
DOWN LITERAL CIRCUIT;
MULTI VALUED LOGIC PASS GATE NETWORK;
NEURON MOS TRANSISTORS;
LOGIC CIRCUITS;
|
EID: 0033684456
PISSN: 0195623X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (6)
|
References (6)
|