Decoding metrics and their applications in VLSI turbo decoders

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 6, Issue , 2000, Pages 3370-3373

  Wang, Zhongfeng ^a   Parhi, Keshnb K ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); ITERATIVE DECODING; ITERATIVE METHODS; SIGNAL TO NOISE RATIO; VLSI CIRCUITS; ALGORITHMS; BINARY SEQUENCES; BIT ERROR RATE; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; CONSTRAINT THEORY; CONVOLUTIONAL CODES; ENCODING (SYMBOLS); RANDOM PROCESSES;

ADAPTIVE DECODING; PERFORMANCE DEGRADATION; RELATED VARIABLES; TURBO DECODERS;

SIGNAL PROCESSING; DECODING;

DECODING METRICS; RECURSIVE SYSTEMATIC CONVOLUTIONAL ENCODER; TURBO DECODER;

EID: 0033678591     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2000.860123     Document Type: Conference Paper

References (9)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo codes", in IEEE Int. Conf. on Communications, pp. 1064-1070, 1993.
2. J. Hagenauer and P. Hoher, "A Viterbi algorithm with softdecision outputs and its applications", in IEEE GLOBECOM. (Dallas, TX, USA), pp. 47.1.1-47.1.7. Nov. 1989.
3. T. A. Summers and S. G. Wilson, "SNR mismatch and online estimation in TURBO decoding", IEEE Trans. Commun., vol. 46, Apr. 1998.
4. Z. Wang, H. Suzuki, and K. K. Parhi, "VLSI implementation issues of Turbo decoder design for wireless applications", IEEE Workshop on Signal Procesing Systems, Design and Implementation, pp. 503-512, Oct. 1999.
5. P. Robertson, "Illuminating the structure of code and decoder of parallel concatenated recursive systematic (turbo) codes", in Globcom Conference, pp. 1298-1303, 1994.
6. J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes", IEEE Trans, on Information Theory, vol. 42, pp. 429-445, March 1996.
7. S. Hong, J. Yi, and W. E. Stark, "VLSI Design and Implementation of Low-Complexity Adaptive TURBO-code Encoder and Decoder for Wireless Mobile Communication Applications", IEEE Workshop on Signal Procesing Systems, Design and Implementation, 1998.
8. O. Y. Leung, C. Yue, C. Tsui, and R. S. Cheng, "Reducing Power Consumption of Turbo Code Decoder Using Adaptive Iteration with Variable Supply Voltage", Proceedings, International symposium on low power electronics and design, pp. 36-41, 1999.
9. L. Papke and P. Robertson, "Improved decoding with the SOVA in a parallel concatenated (Turbo-code) scheme", in IEEE Int. Conf. on Communications, pp. 102-106, 1996.