A virtual logic algorithm for solving satisfiability problems using reconfigurable hardware

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 306-307

  Abramovici, Miron ^a   De Sousa, Jose T ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER CIRCUITS; COMPUTER HARDWARE; COMPUTER SOFTWARE;

RECONFIGURABLE HARDWARE; SATISFIABILITY PROBLEMS; VIRTUAL LOGIC ALGORITHM;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0033488516     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. M. Abramovici, J. Sousa, and D. Saab, "A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware," submitted to Design Automation Conf., 1999
2. M. Abramovici and D. Saab, "Satisfiability On Reconfigurable Hardware," Proc. Intn'l. Workshop on Field-Programmable Logic and Applications, Sept.,1997 1997
3. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984
4. S. A. Cook, "The Complexity of Theorem-Proving Procedures," Proc. 3rd Annual ACM Symp. on Theory of Computation, pp. 151-158, 1971
5. S. Devadas, "Optimal Layout Via Boolean Satisfiability," Proc. Intn'l. Conf. on CAD, pp. 294-297, November 1989
6. S. Devadas, K. Keutzer, S. Malik, and A. Wang, "Certified Timing Verification and the Transition Delay of a Logic Circuit," Proc. Design Automation Conf., pp. 549-555, June, 1992
7. DIMACS Challenge Benchmarks, ftp://dimacs.rutgers.edu/pub/challenge/sat/benchmarks/cnf/
8. T. Larrabee, "Test Pattern Generation Using Boolean Satisfiability," IEEE Trans. on CAD, Vol. 11, No. 1, pp. 4-15, January, 1992
9. P. C. McGeer et al., "Timing Analysis and Delay-Fault Test Generation Using Path Recursive Functions," Proc. Intn'l. Conf. on CAD, pp. 180-183, November 1991
10. T.J. Park and A. Van Gelder, "Partitioning Methods for Satisfiability Testing on Large Formulas," Proc. 13th Intn'l. Conf. on Automated Deduction, 1996
11. M. Platzner and G. De Micheli, "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware," Proc. Intn'l. Workshop on Field-Programmable Logic and Applications, Sept.,1998
12. T. Suyama, M. Yokoo, and H. Sawada, "Solving Satisfiability Problems on FPGAs," Proc. Intn'l. Workshop on Field-Programmable Logic and Applications, 1996
13. R.G. Wood and R.A. Rutenbar, "FPGA Routing and Routability Estimation Via Boolean Satisfiability", Proc. Intn'l. Symp. on FPGAs, February 1997
14. Y. Wu and S. Adham, "BIST Fault Diagnosis in Scan-Based VLSI Environments," Proc. Intn'l. Test Conf., pp. 48-57, October 1996
15. P. Zhong, M. Martonosi, P. Ashar, and S. Malik, "Accelerating Boolean Satisfiability with Configurable Hardware," Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, April, 1998