Debugging techniques for dynamically reconfigurable hardware

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 114-122

  McKay, Nicholas ^a   Singh, Satnam ^b  

^a UNIVERSITY OF GLASGOW   (United Kingdom)

^b XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUIT TESTING; MULTIPLYING CIRCUITS; PROGRAM DEBUGGING; RESPONSE TIME (COMPUTER SYSTEMS);

DYNAMICALLY RECONFIGURABLE SYSTEMS; RUN TIME; VIRTUAL HARDWARE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0033488478     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Per Bjesse, Koen Claessen, Mary Sheeran and Satnam Singh. Lava: Hardware Design in Haksell. International Conference on Lisp and Functional Programming 98. Springer-Verlag. 1998.
2. Steven Churcher, Tom Kean, Bill Wilkie. The XC6200 FastMap Processor Interface. Field Programmable Logic and Applications. Will Moore and Wayne Luk (eds). LNCS 975, Springer-Verlag. 1995.
3. N. D. Jones, C. K. Gomard, and P. Sestoft, Partial Evaluation and Automatic Program Generation, Prentice-Hall, 1993.
4. B. Koenemann, J. Mucha and G. Zwiehoff. Built-in Logic Block Observation Techniques (BILBO). Digest of Papers, 1979 Test Conference, 1979.
5. Wayne Luk, Nabeel Shirazi, P.Y.K. Cheung. Modelling and Optimising Run-Time Reconfigurable Systems. IEEE Symposium on FPGAs for Custom Computing Machines 96, eds. K.L. Pocek and J.M. Arnold IEEE Computer Society Press, 1996.
6. Wayne Luk, Nabeel Shirazi, S.R. Guo, P.Y.K. Cheung. Compilation Tools for Run-Time Reconfigurable Designs. IEEE Symposium on FPGAs for Custom Computing Machines 97, eds. K.L. Pocek and J.M. Arnold IEEE Computer Society Press, 1997.
7. Wayne Luk and Steven McKeever. Pebble: A Language for Parametrised and Reconfigurable Hardware Design. Field-Programmable Logic and Applications. Tallinn, Estonia, Springer-Verlag. 1998
8. P. Lysaght, J. Stockwood. A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays. IEEE Transactions on VLSI Systems. 1996.
9. Nicholas McKay and Satnam Singh. Dynamic Specialisation of XC6200 FPGAs by Partial Evaluation. Field-Programmable Logic and Applications. Tallinn, Estonia, Springer-Verlag, 1998.
10. http://www.dcs.gla.ac.uk/~tfm/dynhw
11. Mary Sheeran and Geraint Jones. Circuit Design in Ruby. Formal Methods for VLSI Design, J. Stanstrup, North Holland, 1992.
12. Nabeel Shirazi and Wayne Luk. Automating Production of Run-Time Reconfigurable Designs. IEEE Symposium on FPGAs for Custom Computing Machines 98, eds. K.L. Pocek and J.M. Arnold IEEE Computer Society Press, 1998.
13. Satnam Singh. Architectural Descriptions for FPGA Circuits. FCCM'95. IEEE Computer Society. 1995.
14. Steven Guccione. WebScope: A Circuit Debug Tool. Field-Programmable Logic and Applications. Tallinn, Estonia, Springer-Verlag. 1998.
15. David Robinson, Gordon McGregor and Patrick Lysaght. New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic. Field-Programmable Logic and Applications. Tallinn, Estonia. Springer-Verlag. 1998.
16. Russell, Kinniment, Chester, McLachlan. CAD for VLSI, Van Nostrand Reinhold, 1985.
17. Jean E. Vuillemin, Patrice Bertin, Didier Roncin, Mark Shand, HernÈ H. Touati, and Philippe Boucard. Programmable Active Memories: Reconfigurable Systems Come of Age. IEEE Transactions on VLSI, Vol 4, No. 1, March 1996.
18. Xilinx. XC6200 FPGA Family Data Sheet. Xilinx Inc. 1995.
19. Xilinx Virtex 2.5V Field Programmable Gate Arrays Data Sheet. Xilinx Inc. 1998.