메뉴 건너뛰기




Volumn 3, Issue , 1999, Pages 1775-1779

Analysis and measurement of chip current imbalances caused by the structure of bus bars in an IGBT module

Author keywords

[No Author keywords available]

Indexed keywords

CHIP CURRENT IMBALANCES; INSULATED GATE BIPOLAR TRANSISTORS MODULE; PARALLEL CIRCUITS; TEST MODULE;

EID: 0033351924     PISSN: 01972618     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (16)

References (3)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.