|
Volumn , Issue , 1999, Pages 321-330
|
Architecture and implementation of a single-chip programmable digital television and media processor
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
COMPUTER ARCHITECTURE;
DECODING;
DIGITAL TELEVISION;
HIGH DEFINITION TELEVISION;
MICROPROCESSOR CHIPS;
MULTIMEDIA SYSTEMS;
MEDIA PROCESSORS;
VERY LONG INSTRUCTION WORD (VLIW);
IMAGE CODING;
|
EID: 0033345475
PISSN: 15206130
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (7)
|
References (14)
|