Memory renaming: Fast, early and accurate processing of memory communication

International Journal of Parallel Programming

Volumn 27, Issue 5, 1999, Pages 357-380

  Tyson, Gary S ^a   Austin, Todd M ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; DATA COMMUNICATION SYSTEMS; DATA STORAGE EQUIPMENT; PIPELINE PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

MEMORY RENAMING;

PARALLEL PROCESSING SYSTEMS;

EID: 0033339208     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1018734923512     Document Type: Article

References (15)

1. Intel boosts pentium pro to 200 MHz, Microprocessor Report 9(17):1-5 (June 1995).
2. Robert Keller, Look-Ahead Processors, ACM Computing Surveys, pp. 177-195 (December 1975).
3. Andreas Moshovos, Scott Breach, T. N. Vijaykumar, and Gurindar Sohi, Dynamic Speculation and Synchronization of Data Dependences, 24th Ann. Int'l. Symp. Computer Architecture, pp. 181-193 (June 1997).
4. Mikko H. Lipasti, Christopher B. Wilkerson, and John Paul Shen, Value Locality and Load Value Prediction, Proc. 17th Int'l. Conf. Architectural Support Progr. Lang. Operat. Syst. (October 1996).
5. E. Jacobsen, E. Rotenberg, and J. E. Smith, Assigning Confidence to Conditional Branch Predictions, Proc. 29th Ann. Int'l. Symp. Microarchitecture (December 1996).
6. Doug Burger, Todd M. Austin, and Steve Bennett, Evaluating Future Microprocessors: The Simplescalar Tool Set, UW-Madison Technical Report No. 1308 (July 1996).
7. Thomas M. Conte, Kishore N. Menezes, Patrick M. Mills, and Burzin A. Patel, Optimization of Instruction Fetch Mechanisms for High Issue Rates, 22nd Ann. Int'l. Symp. Computer Architecture, pp. 333-344 (June 1995).
8. Todd M. Austin and Guri S. Sohi, Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency, Proc. 28th Ann. Int'l. Symp. Microarchitecture, pp. 82-92 (November 1995).
9. Peter Dahl and Matthew O'Keefe, Reducing Memory Traffic with Cregs, Proc. 27th Ann. Int'l. Symp. Microarchitecture, pp. 100-111 (November 1994).
10. Yiannakis Sazeidis, Stamatis Vassiliadis, and James Smith, The Performance Potential of Data Dependence Speculation and Collapsing, Proc. 29th Ann. Int'l. Symp. Microarchitecture, pp. 238-247 (November 1996).
11. Andreas Moshovos and Gurindar S. Sohi, Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction, Proc. 30th Ann. Int'l. Symp. Microarchitecture (December 1997).
12. Glenn Reinman, Brad Calder, Dean Tullsen, Gary Tyson, and Todd Austin, Classifying Load and Store Instructions for Memory Renaming, Proc. ACM Int'l. Conf. Supercomputing, to appear (June 1999).
13. Stephan Jourdan, Ronny Ronen, Michael Bekerman, Bishara Shomar, and Adi Yoaz, A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification, Proc. 31st Ann. Int'l. Symp. Microarchitecture (November 1998).
14. Glenn Reinman and Brad Calder, Predictive Techniques for Aggressive Load Speculation, Proc. 31st Ann. Int'l. Symp. Microarchitecture (December 1998).
15. Tse-Yu Yeh and Yale Patt, Two-Level Adaptive Branch Prediction, Proc. 24th Ann. Int'l. Symp. Microarchitecture, pp. 51-61 (November 1991).