메뉴 건너뛰기





Volumn 1, Issue , 1999, Pages 880-887

Capacity planning for semiconductor wafer fabrication with time constraints between operations

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONSTRAINT THEORY; DISCRETE TIME CONTROL SYSTEMS; MATHEMATICAL MODELS; OPERATIONS RESEARCH; PLANNING; PROBABILITY; QUEUEING THEORY; SEMICONDUCTOR DEVICE MANUFACTURE; SPREADSHEETS;

EID: 0033330365     PISSN: 02750708     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/324138.324545     Document Type: Conference Paper
Times cited : (43)

References (21)
  • Reference 정보가 존재하지 않습니다.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.