Evaluation of branch-prediction methods on traces from commercial applications

IBM Journal of Research and Development

Volumn 43, Issue 4, 1999, Pages 579-593

  Hilgendorf, Rolf B ^a   Heim, Gerald J ^b   Rosenstiel, Wolfgang ^b  

^a IBM   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; MICROPROCESSOR CHIPS;

BRANCH PREDICTION METHODS; BRANCH TARGET BUFFER; GLOBAL HISTORY; LOCAL BRANCH HISTORY; PATH HISTORY; SOFTWARE PACKAGE SPECMARK;

ALGORITHMS;

EID: 0033327186     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.434.0579     Document Type: Article

References (18)

1. P.-Y. Chang, E. Hao, and Y. N. Patt, "Alternative Implementations of Hybrid Branch Predictors," Proceedings of the 28th Annual International Symposium on Computer Microarchitecture, 1995, pp. 252-257.
2. P.-Y. Chang, E. Hao, and Y. N. Patt, "Target Prediction for Indirect Jumps," Proceedings of the 24th Annual International Symposium on Computer Architecture, 1997, pp. 274-283.
3. M. Evers, P.-Y. Chang, and Y. N. Patt, "Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches," Proceedings of the 23rd Annual International Symposium on Computer Architecture, 1996, pp. 3-11.
4. S. McFarling, "Combining Branch Predictors," WRL Technical Note TN-36, Digital Equipment Corporation, Palo Alto, CA, 1993.
5. R. Nair, "Dynamic Path-Based Branch Correlation," Proceedings of the 28th Annual International Symposium on Computer Microarchitecture, 1995, pp. 15-23.
6. S. T. Pan, K. So, and J. T. Rameh, "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation," Proceedings of the 5th International Conference on Architectural Support for Programming Language and Operating Systems, 1992, pp. 76-84.
7. T.-Y. Yeh and Y. N. Patt, "A Comparison of Dynamic Branch Predictors That Use Two Levels of Branch History," Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 257-266.
8. C. Perleberg and A. J. Smith, "Branch Target Buffer Design and Optimization," IEEE Trans. Computers 42, 396-412 (1993).
9. G. Heim, "Untersuchungen zur Vorhersage des Sprungverhaltens in modernen Prozessorarchitekturen," Diplomarbeit, Eberhard-Karls-Universitaet Tuebingen, 1996.
10. T.-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction," Proceedings of the 19th Annual International Symposium on Computer Architecture, 1991, pp. 51-61.
11. T.-Y. Yeh and Y. N. Patt, "A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution," Proceedings of the 25th Annual International Symposium on Computer Microarchitecture, 1992, pp. 129-139.
12. D. R. Kaeli and P. G. Emma, "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns," Proceedings of the 18th Annual International Symposium on Computer Architecture, 1991, pp. 34-42.
13. J. E. Smith, "A Study of Branch Prediction Strategies," Proceedings of the 8th Annual Symposium on Computer Architecture, 1981, pp. 135-148.
14. J. K. F. Lee and A. J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design," IEEE Computer 17, 6-22 (1984).
15. R. Nair, "Optimal 2-Bit Branch Predictors," IEEE Trans. Computers 44, 698-702 (1995).
16. T.-Y. Yeh and Y. N. Patt, "Two-Level Adaptive Branch Prediction," Proceedings of the 24th Annual International Symposium on Computer Microarchitecture, 1991, pp. 51-61.
17. E. Jacobsen, E. Rotenberg, and J. E. Smith, "Assigning Confidence to Conditional Branch Prediction," Proceedings of the 29th Annual International Symposium on Microarchitecture, 1996, pp. 142-152.
18. C. F. Webb, "Subroutine Call/Return Stack," IBM Tech. Disclosure Bull., pp. 221-225 (1988).