|
Volumn 1, Issue , 1999, Pages 389-394
|
Algorithm and circuit co-design for a low-power sequential decoder
a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CHANNEL CODING;
CONVOLUTIONAL CODES;
DECODING;
ENERGY UTILIZATION;
FADING (RADIO);
SIGNAL TO NOISE RATIO;
TIMING CIRCUITS;
VITERBI ALGORITHM;
WHITE NOISE;
ALGORITHMS;
CELLULAR RADIO SYSTEMS;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
INTEGRATED CIRCUIT LAYOUT;
LOGIC DESIGN;
SEQUENTIAL CIRCUITS;
SPURIOUS SIGNAL NOISE;
CELLULAR SYSTEM;
CMOS TECHNOLOGY;
LOW ENERGY ARCHITECTURES;
MOBILE RADIO ENVIRONMENT;
OPERATIONAL SCENARIO;
PERFORMANCE CHARACTERISTICS;
PROPOSED ARCHITECTURES;
VITERBI DECODER;
LOW POWER ELECTRONICS;
DECODING;
ADDITIVE WHITE GAUSSIAN NOISE (AWGN);
SEQUENTIAL DECODERS;
|
EID: 0033325357
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ACSSC.1999.832358 Document Type: Conference Paper |
Times cited : (9)
|
References (5)
|