메뉴 건너뛰기




Volumn 1, Issue , 1999, Pages 389-394

Algorithm and circuit co-design for a low-power sequential decoder

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL CODING; CONVOLUTIONAL CODES; DECODING; ENERGY UTILIZATION; FADING (RADIO); SIGNAL TO NOISE RATIO; TIMING CIRCUITS; VITERBI ALGORITHM; WHITE NOISE; ALGORITHMS; CELLULAR RADIO SYSTEMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; SEQUENTIAL CIRCUITS; SPURIOUS SIGNAL NOISE;

EID: 0033325357     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.1999.832358     Document Type: Conference Paper
Times cited : (9)

References (5)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.