메뉴 건너뛰기





Volumn 1, Issue , 1999, Pages 114-117

High performance sub-0.2 μm gate length PMOSFETs with source/drain extensions fabricated by plasma doping

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC RESISTANCE; GATES (TRANSISTOR); ION IMPLANTATION; LEAKAGE CURRENTS; PLASMAS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DOPING; SEMICONDUCTOR JUNCTIONS; THRESHOLD VOLTAGE;

EID: 0033323030     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (7)

References (4)
  • Reference 정보가 존재하지 않습니다.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.