Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 15, Issue 1, 1999, Pages 145-155

  Das, Debaleena ^a,b,c   Touba, Nur A ^a,c  

^a The University of Texas at Austin   (United States)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

^c UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); ENCODING (SYMBOLS); ERROR DETECTION; SEQUENTIAL CIRCUITS;

BOSE-LIN CODES; CONCURRENT ERROR DETECTION; SELF-CHECKING CIRCUITS;

ELECTRIC NETWORK SYNTHESIS;

EID: 0033322583     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008344603814     Document Type: Article

References (22)

1. M. Nicolaidis, "Self-Exercising Checkers for Unified Built-In Self-Test (UBIST)," IEEE Trans. on Computer Aided-Design, Vol. 8, No. 3, pp. 203-218, March 1989.
2. S.K. Gupta and D.K. Pradhan, "Can Concurrent Checkers Help BIST?," Proc. IEEE Int. Test Conf., Sept. 1992, pp. 140-150.
3. G.P. Mak, J.A. Abraham, and E.S. Davidson, "The Design of PLAs with Concurrent Error Detection," Proc. FTCS, June 1982, pp. 303-310.
4. M. Nicolaidis and M. Boudjit, "New Implmentations, Tools, and Experiments for Decreasing Self-Checking PLAs Area Overhead," Proc. of International Conference on Computer Design, Oct. 1991, pp. 275-281.
5. D.K. Pradhan, Fault Tolerant Computing: Theory and Techniques, Prentice-Hall, Englewood Cliffs, NJ, 1986, Vol. 1, Chap. 5.
6. J.-C. Lo, S. Thanawastein, and M. Nicolaidis, "An SFS Berger Check Prediction ALU and Its Application to Self-Checking Processor Designs," IEEE Trans. on Computer Aided-Design, Vol. 11, No. 4, pp. 525-540, April 1992.
7. S. Gorshe and B. Bose, "A Self-Checking ALU Design with Efficient Codes," Proc. of VLSI Test Symposium, April 1996, pp. 157-161.
8. M. Goessel and S. Graf, Error Detection Circuits, McGraw-Hill, London, NY, 1993.
9. J.M. Berger, "A Note on Error Detecting Codes for Asymmetric Channels," Information and Control, Vol. 4, pp. 68-73, March 1961.
10. N.K. Jha and S. Wang, "Design and Synthesis of Self-Checking VLSI Circuits," IEEE Trans. Computer-Aided Design, Vol. 12, No. 6, pp. 878-887, June 1993.
11. R.K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang, "MIS: A Multiple-Level Logic Optimization System," IEEE Trans. on Computer Aided-Design, Vol. 6, pp. 1062-1081, Nov. 1987.
12. B. Khodadad-Mostashiry, "Break Faults in Circuits with Parity Prediction," Technical Note No. 183, Center for Reliable Computing, Stanford University, Stanford, CA, Dec. 1980.
13. K. De, C. Natarajan, D. Nair, and P. Banerjee, "RSYN: A System for Automated Synthesis of Reliable Multilevel Circuits," IEEE Trans. VLSI Systems, pp. 186-195, June 1994.
14. B. Bose and D.J. Lin, "Systematic Unidirectional Error-Detecting Codes," IEEE Trans. on Computer Aided-Design, Vol. C-34, No. 11, pp. 1024-1032, Nov. 1985.
15. D.A. Anderson, "Design of Self-Checking Digital Networks Using Coding Techniques," Technical Report R-527, Coordinated Science Laboratory, University of Illinois, Urbana, IL, 1971.
16. J.E. Smith and G. Metze, "Strongly Fault Secure Logic Networks," IEEE Trans. Computers, Vol. C-27, No. 6, pp. 491-499, June 1978.
17. N.K. Jha, "TotallySelf-CheckingChecker Designs for Bose-Lin, Bose and Blaum Codes," IEEE Trans. Computer-Aided Design, Vol. 10, No. 1, pp. 136-143, Jan. 1991.
18. M.A. Marouf and A.D. Friedman, "Design of Self-Checking Checkers for Berger Codes," Proc. FTCS, June 1978, pp. 179-184.
19. V.V. Saposhnikov, A. Morosov, VL. V. Saposhnikov, and M. Goessel, "A New Design Method for Self-Checking Unidirectional Combinational Circuits," JETTA, Vol. 12, Issue 1/2pp. 41-53, Feb. 1998.
20. K. Keutzer, "Dagon: Technology Binding and Local Optimization by DAG Matching," Proc. IEEE/ACM 24th Design Automation Conf., June 1987, pp. 341-347.
21. E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Technology Mapping in MIS," Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), Nov. 1987, pp. 116-119.
22. S. Devadas, Ma Hi-Keung, A.R. Newton, and A. Sangiovanni-Vincentelli, "MUSTANG: State Assignment of Finite State Machines Targeting Multilevel Logic Implementations," IEEE Trans. on Computer Aided-Design, Vol. 7, No. 12, pp. 1290-1299, Dec. 1988.