Models for systematic design and verification of frequency synthesizers

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 10, 1999, Pages 1301-1308

  De Smedt, Bart ^a   Gielen, Georges ^a,b  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b FUND FOR SCIENTIFIC RESEARCH   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE;

ANALOG DESIGN AUTOMATION; PHASE-NOISE ANALYSIS;

FREQUENCY SYNTHESIZERS;

EID: 0033318929     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.799680     Document Type: Article

References (13)

1. M. Steyaert, M. Borremans, J. Janssens, B. De Muer, N. Itoh, J. Craninckx, J. Croîs, E. Morifuji, H. Sasaki, and W. Sansen, "A single-chip CMOS transceiver for DCS-1800 wireless communications," in Proc. Int. Solid State Circuits Conf. (ISSCC), Feb. 1998, pp. 48-419.
2. G. Gielen, Top-Down Design of Mixed-Mode Systems: Challenges and Solutions, J. Huijsing, R. van de Plassche, and W. Sansen, Ed. Norwell, MA: Kluwer, 1998, eh. II.6.
3. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Engle-wood Cliffs, NJ: Prentice-Hall, 1996.
4. IEEE 1076.1 Working Group, IEEE Standard VHDL 1076.1 Language Reference Manual-Analog and Mixed-Signal Extensions to VHDL 1076, July 1997.
5. OVI Working Group, OVI Standard VERILOG AMS: Language Reference Manual-Analog and Mixed-Signal Extensions, 1998.
6. VSI Alliance. (1998). System Chip Letter: Managing the Design Reuse Challenge [Online]. Available HTTP: http://www.vsi.org
7. B. De Smedt and G. Gielen, "Accurate simulation of phase noise in oscillators," in Proc. European Solid State Circuits Conference (ESSCIRC), Southampton, U.K., Sept. 1997, pp. 204-208.
8. J. Croîs, S. Donnay, M. Steyaert, and G. Gielen, "A high-level design and optimization tool for analog RF receiver front-ends," in Proc. Int. Conf. Computer-Aided Design (ICCAD), Nov. 1995, pp. 550-553.
9. F. Gardner, Phaselock Techniques. New York: Wiley, 1979.
10. W. F. Egan, Frequency Synthesis by Phase Lock. New York: Wiley, 1981.
11. G. Gielen, H. Walscharts, and W. Sansen, "ISAAC: A symbolic simulator for analog integrated circuits," IEEE J. Solid State Circuits, vol. 24, pp. 1587-1597, Dec. 1989.
12. B. De Smedt and G. Gielen, "Nonlinear behavioral modeling and phase noise evaluation in phase locked loops," in Proc. Custom Integrated Circuits Conf. (CICC), Santa Clara, CA, May 1998, pp. 53-56.
13. J. Craninckx, Wireless CMOS Frequency Synthesizer Design. Norwell, MA: Kluwer, 1998.