Application of symbolic FSM Markovian analysis to protocol verification

IEE Proceedings: Computers and Digital Techniques

Volumn 146, Issue 5, 1999, Pages 221-226

  Baldi, M ^a   Macii, A ^a   Macii, E ^a   Poncino, M ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; DIGITAL CIRCUITS; FINITE AUTOMATA; MARKOV PROCESSES;

FINITE STATE MACHINES (FSM); PROTOCOL VERIFICATION;

NETWORK PROTOCOLS;

EID: 0033316917     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19990645     Document Type: Article

References (18)

1. KEMENY, J., and SNELL, J.: 'Finite Markov chains' (D. Van Nostrand Company 1967)
2. TRIVEDI, K.S.: 'Probability and statistics with reliability, queueing, and computer science applications' (Prentice-Hall, 1982)
3. BRYANT, R.: 'Graph-based algorithms for boolean function manipulation,' IEEE Trans. Comput., 1986, C-35, (8), pp. 79-85
4. CLARKE, E.M., FUJITA, M., MCGEER, P.C., MCMILLAN, K.L., and YANG, J.: 'Multi-terminal binary decision diagrams: an efficient data structure for matrix representation', IEEE International Workshop on Logic Synthesis, IWLS-93, May 1993, Lake Tahoe, CA, pp. 6a:I-15
5. BAHAR, R.I., FROHM, E., GAONA, C., HACHTEL, G.D., MACH, E., PARDO, A., and SOMENZI, F.: 'Algebraic decision diagrams and their applications', Formal Methods in System Design, 1997,10, pp. 171-206
6. BAIER, C., CLARKE, E.M., HARTONAS-GARMHAUSEN, V, K.WIATKOWSKA, M., and RYAN, M.: 'Symbolic model checking for probabilistic processes', Automata, Languages and Programming, 24th International Colloquium, ICALP-97 Proceedings, 1997 (SpringerVerlag, Berlin, Germany, pp. 430-440)
7. HUTH, M., and KWIATKOWSKA, M.: 'Quantitative analysis and model checking', IEEE Annual Symposium on Logic in Computer Science, 1997, pp. p.l 11-122
8. COUDERT, O., BERTHET, C., and MADRE, J.C.: 'Verification of sequential machines using boolean functional vectors', IFIP Intl. Workshop on Applied Formal A fethodsfor Correct VLSI Design, November 1989, Leuven, Belgium, pp. 111-128
9. COUDERT, O., and MADRE, J.C.: 'A unified framework for the formal verification of sequential circuits', IEEE International Conference on Computer-Aided Design, ICCAD-90, November 1990, Santa Clara, CA, pp. 126-129
10. TOUATI, H., SAVOJ, H., LIN, B., BRAYTON, R.K., and SANG1OVANNI-VINCENTELLI, A.: 'Implicit enumeration of finite state machines using BDD's', IEEE International Conference on ComputerAided Design, ICCAD-90, November 1990, Santa Clara, CA, pp. 130133
11. CHO, H., HACHTEL, G.D., JEONG, S.W., PLESSIER, B., SChWARZ, E., and SOMENZI, E: 'ATPG aspects of FSM verification', IEEE International Conference on Computer-Aided Design, ICCAD-90, November 1990, Santa Clara, CA, pp. 134-137
12. BURCH, J.R., CLARKE, E.M., MCMILLAN, K.L., and DILL, D.L.: 'Sequential circuit verification using symbolic model checking', ACM/ IEEE Design Automation Conference, DAC-27, June 1990, Orlando, FL, pp. 46-51
13. HACHTEL, G.D., MACH, E., PARDO, A., and SOMENZI, F.: 'Markovian analysis of large finite state machines', IEEE Trans Comput.-Aid. Des. Integr. Circuits Syst., 1996, CAD-15, (12), pp. 1479-1493
14. TSUI, C.Y., MONTEIRO, J., PEDRAM, M., DEVADAS, S., DESPAIN, A.M., and LIN, B.: 'Power estimation methods for sequential logic circuits', IEEE Trans. VLSI Syst., 1995, VLSI-3, (3), pp. 404-416
15. MATSUNAGA, Y., MCGEER, P.C., and BRAYTON, R.K.: 'On computing the transitive closure of a state transition relation', ACM/ IEEE Design Automation Conference, DAC-30, June 1993, Dallas, TX, pp. 260-265
16. SARIKAYA, B.: 'Principles of protocol engineering and conformance testing' (Ellis Horwood, 1993)
17. International Standards Organization, 'IS-7498: Information processing systems, open systems interconnection, basic reference model', 1984, Geneva, Switzerland
18. SENTOVICH, E.M., SINGH, K.J., MOON, C.W., SAVOJ H., BRAYTON, R.K., and SANGIOVANNI-VINCENTELLI, A.: 'Sequential circuits design using synthesis and optimization", IEEE International Conference on Computer Design, ICCD-92, October 1992, Cambridge, MA, pp. 328-333