Performance evaluation of parallel systems

Parallel Computing

Volumn 25, Issue 13, 1999, Pages 1677-1698

  Cremonesi, Paolo ^a   Rosti, Emilia ^b   Serazzi, Giuseppe ^a,c   Smirni, Evgenia ^d  

^a POLITECNICO DI MILANO   (Italy)

^b UNIVERSITY OF MILAN   (Italy)

^c UNIVERSITY OF LUGANO   (Switzerland)

^d The College of William and Mary   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER SYSTEMS PROGRAMMING; DATA STORAGE EQUIPMENT; INTERCONNECTION NETWORKS; RESPONSE TIME (COMPUTER SYSTEMS);

PERFORMANCE FORECASTING;

PARALLEL PROCESSING SYSTEMS;

EID: 0033285823     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(99)00073-3     Document Type: Article

References (31)

1. V.S. Adve, M.K. Vernon, Performance analysis of mesh interconnection networks with deterministic routing, IEEE Transactions on Parallel and Distributed Systems 5 (3) (1994) 225-246.
2. M. Ajmone-Marsan, G. Balbo, G. Conte, Performance Models of Multiprocessor Systems, MIT Press, Cambridge, MA, 1986.
3. G. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, in: Proceedings of the AFIPS Conference, AFIPS, 1967, pp. 483-485.
4. W.J. Dally, C.L. Seitz, The torus routing chip, Journal of Distributed Computing 1 (3) (1986) 187-196.
5. J.J. Dongarra, T. Hey, E. Strohmaier, Selected results from the Parkbench benchmark, in: Proceedings of the Second International Euro-Par '96 conference, volume 1124 of Lecture Notes in Computer Science, Lyon, Fr, Springer, Berlin, August 1996, p. 251.
6. C. Dulong, The IA-64 architecture at work, IEEE Computer 31 (7) (1998) 24-32.
7. D.L. Eager, J. Zahorjan, E.D. Lazowska, Speedup versus efficiency in parallel systems, IEEE Transactions on Computers 38 (3) (1989) 408-423.
8. D.G. Feitelson, A survey of scheduling in multiprogrammed parallel systems, Research Report RC 19790 (87657), IBM T.J. Watson Research Center, August 1997.
9. D. Ghosal, G. Serazzi, S.T. Tripathi, Processor working set and its use in scheduling multiprocessor systems, IEEE Transactions on Software Engineering 17 (5) (1991) 443-453.
10. L. Gwennap, Intel, HP make EPIC disclosure, Microprocessor report, October 1997.
11. E. Hagersten, A. Landin, S. Haridi, DDM: a cache-only memory architecture, IEEE Computer 25 (9) (1992) 45-54.
12. High Performance Computational Chemistry Group, Pacific Northwest National Laboratory, Richland, Washington, 99352, USA. NWChem, A computational chemistry package for parallel computers, Version 1.1, 1995.
13. Intel Corporation, Beaverton, OR, Paragon system user's guide, 1995.
14. L. Lamport, How to make a multiprocessor computer that correctly executes multiprocess programs, IEEE Transactions on Computers C-28 (9) (1979) 690-691.
15. E.D. Lazowska, J. Zahorjan, G.S. Graham, K.C. Sevcik, Quantitative System Performance: Computer Systems Analysis Using Queueing network models, Prentice-Hall, Englewood Cliffs, NJ, 1984.
16. T. Madhyastha, D.A. Reed, Intelligent adaptive file system policy selection, in: Proceedings of Frontiers '96, 1996.
17. M.K. Molloy, Performance analysis using stochastic Petri nets, IEEE Transactions on Computers C-31 (9) (1982) 913-917.
18. E.W. Parsons, K.C. Sevcik, Coordinated allocation of memory and processors in multiprocessors, in: Proceedings of the 1996 ACM SIGMETRICS Conference, Philadelphia, PA, June 1996, pp. 57-67.
19. S. Pelagatti, Structured development of parallel programs, Taylor & Francis, London, Philadelphia, PA, 1997.
20. J.T. Poole, Scalable I/O initiative, California Institute of Technology, Available at http:// www.ccsf.caltech.edu/SIO/, 1996.
21. D.A. Reed, R.A. Aydt, R.J. Noe, P.C. Roth, K.A. Shields, B.W. Schwartz, L.F. Tavera, Scalable performance analysis: The Pablo performance analysis environment, in: Proceedings of the Scalable Parallel Libraries Conference, IEEE Computer Society, 1993, pp. 104-113.
22. J. Rolia, K.C. Sevcik, The method of layers, IEEE Transactions on Software Engineering 21 (8) (1995) 689-700.
23. E. Rosti, G. Serazzi, Workload characterization for performance engineering of parallel applications, in: Proceedings of the 2nd Euromicro Workshop on Parallel and Distributed Processing, IEEE Computer Society Press, January 1994, pp. 457-462.
24. E. Rosti, G. Serazzi, E. Smirni, M.S. Squillante, The impact of I/O on program behavior and parallel scheduling, in: Proceedings of the 1998 ACM SIGMETRICS Conference and Performance '98, Madison, WI, June 1998, pp. 57-65.
25. E. Rosti, E. Smirni, L.W. Dowdy, G. Serazzi, K.C. Sevcik, Processor saving scheduling policies for multiprocessor systems, IEEE Transactions on Computers 47 (2) (1998) 178-189.
26. E. Rosti, E. Smirni, T.D. Wagner, A. Apon, L.W. Dowdy, The KSR1: experimentation and modeling of poststore, in: Proceedings of the 1993 ACM SIGMETRICS Conference, Santa Clara, CA, May 1993, pp. 74-85.
27. J.P. Singh, W.D. Weber, A. Gupta, SPLASH: Stanford parallel applications for shared memory, Computer Architecture News 20 (1) 5-44.
28. E. Smirni, D.A. Reed, Lessons from charaterizing the input/output behavior of parallel scientific applications, Performance Evaluation 33 (1) (1998) 27-44.
29. E. Smirni, E. Rosti, Modeling speedup of SPMD applications on the Intel Paragon: a case study, in: Proceedings of the High-Performance Computing and Networking 95 International Conference, volume 919 of Lecture Notes in Computer Science, Milan, Italy, May 1995, Springer, Berlin, pp. 94-101.
30. The MPI-IO Committee, MPI-IO: a parallel file I/O interface for MPI, April 1996.
31. J. Wilkes, R. Golding, C. Staelin, T. Sullivan, The HP AutoRAID hierarchical storage system, ACM Transactions on Computer Systems 14 (1) (1996) 108-136.