CP-PACS: A massively parallel processor at the University of Tsukuba

Parallel Computing

Volumn 25, Issue 13, 1999, Pages 1635-1661

  Nakazawa, Kisaburo ^a   Nakamura, Hiroshi ^b   Boku, Taisuke ^c   Nakata, Ikuo ^c   Yamashita, Yoshiyuki ^c  

^a MEISEI UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

^c UNIVERSITY OF TSUKUBA   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; DATA STORAGE EQUIPMENT; MICROPROCESSOR CHIPS; RESPONSE TIME (COMPUTER SYSTEMS); VECTORS;

COMPUTATIONAL PHYSICS BY PARALLEL ARRAY COMPUTER SYSTEMS (CP-PACS); MULTIPLE INSTRUCTION MULTIPLE DATA (MIMD) MACHINES;

PARALLEL PROCESSING SYSTEMS;

EID: 0033285365     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(99)00078-2     Document Type: Article

References (22)

1. T. Shirakawa, T. Hoshino, Y. Oyanagi, Y. Iwasaki, T. Yoshie, K. Kanaya, S. Ichii, Y. Kawai, QCDPAX - An MIMD array of vector processors for the numerical simulation of Quantam Chromodynamics, in: Proceedings of Supercomputing'89, 1989, pp. 495-504.
2. H. Nakamura, H. Imori, K. Nakazawa, T. Boku, I. Nakata, Y. Yamashita, H. Wada, Y. Inagami, A Scalar architecture for pseudo vector processing based on slide-windowed registers, in: Proceedings of the International Conference on Supercomputing'93, 1993, pp. 298-307.
3. T. Boku, K. Itakura, H. Nakamura, K. Nakazawa, CP-PACS: A massively parallel processor for large scale scientific calculations, in: Proceedings of the International Conference on Supercomputing'97, 1997, pp. 108-115.
4. Hewlett-Packard Company, PA-RISC 1.1 Architecture and Instruction Set Reference Manual, third ed., Manual Part Number 09740-90039, 1994.
5. M.L. Simmons, H.J. Wasserman, Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors, in: Proceedings of Supercomputing'90, 1990, pp. 132-141.
6. A.C. Klaiber, H.M. Levy, An architecture for software-controlled data prefetching, in: Proceedings of the 18th International Symposium on Computer Architecture, 1991, pp. 43-53.
7. T. Chen, J.L. Baer, A performance study of software and hardware data prefetching scheme, in: Proceedings of the 21th International Symposium on Computer Architecture, 1994, pp. 223-232.
8. H. Nakamura, K. Nakazawa, H. Li, H. Imori, T. Boku, I. Nakata, Y. Yamashita, Evaluation of pseudo vector processor based on slide-windowed registers, in: Proceedings of HICSS-27, 1994, pp. 368-377.
9. K. Shimamura, S. Tanaka, T. Shimomura, T. Hotta, E. Kamada, H. Sawamoto, T. Shimizu, K. Nakazawa, A superscalar RISC processor with pseudo vector processing feature, in: Proceedings of IEEE ICCD'95, 1995, pp. 102-109.
10. K. Itakura, M. Hattori, T. Boku, H. Nakamura, K. Nakazawa, Preliminary evaluation of NAS parallel benchmarks on CP-PACS, in: Proceedings of PERMEAN'95, August 1995, pp. 68-77 .
11. J.J. Dongarra, Performance of various computers using standard linear equations software, Technical Report CS-89-85, University of Tennessee, 1996.
12. T. Haraikawa, M. Soeno, Y. Yamashita, I. Nakata, Register allocation frameworks for slide-window architecture, Journal of IPSJ 39(9) (1998) 2684-2694 (in Japanese).
13. L.J. Hendren, G.R. Gao, E.R. Altman, C. Mukerji, A register allocation frameworks based on hierarchical cyclic interval graphs, LNCS641, Springer, Berlin, 1992, pp. 176-191.
14. M.S. Lam, Software-Pipelining: An effective scheduling techniques for VLIW machines, in: Proceedings of ACM SIGPLAN'88 Conference on Programming Language Design and Implementation, 1988, pp. 318-327.
15. M.S. Lam, A Systolic Array Optimizing Compiler, Kluwer Academic Publishers, Dordrecht, 1989.
16. B.R. Rau, C.D. Glaeser, Some scheduling techniques and easily schedulable horizontal architecture for high performance scientific computing, in: Proceedings of the 14th Annual Workshop on Microprogramming, 1981, pp. 183-198.
17. B.R. Rau, J.A. Fisher, Instruction-level parallel processing: History, overview and perspective, J. Supercomputing 7 (1993) 9-50.
18. J.M. Rau, R.A. Towle, Compiling for the Cydra 5, J. Supercomputing 7 (1993) 181-227.
19. N.J. Warter, G.E. Haab, J.W. Bockhaus, Enhanced modulo scheduling for loops with conditional branches, in: Proceedings of the IEEE Micro-25, 1992, pp. 170-179.
20. Y. Yamashita, I. Nakata, Optimal software pipelining for loops with conditional branches, in: Proceedings of the JSPP'94, Information Processing Society of Japan, 1994, pp. 17-24 (in Japanese).
21. R.C. Agarwal, B. Alpern, L. Carter, F.G. Gustavson, D.J. Klepacki, R. Lawrence, M. Zubair, High-performance parallel implementations of the NAS kernel benchmarks on the IBM SP2, IBM Systems Journal 34 (2) (1995) 263-272.
22. http://www.top500.org/lists/1996/top500_9611.ps.