Design considerations and implementation of a programmable high-frequency continuous-time filter and variable-gain amplifier in submicrometer CMOS

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 12, 1999, Pages 1698-1707

  Gopinathan, Venu ^a,b   Tarsia, Maurice ^a,b   Choi, Davy ^a  

^a TEXAS INSTRUMENTS   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC DRIVES; GAIN CONTROL; HARD DISK STORAGE; LOW PASS FILTERS; POWER AMPLIFIERS;

EQUIRIPPLE GROUP-DELAY LOWPASS FILTERS; HARD DISK DRIVE READ CHANNELS; PROGRAMMABLE HIGH-FREQUENCY CONTINUOUS-TIME FILTERS; VARIABLE-GAIN AMPLIFIERS;

CMOS INTEGRATED CIRCUITS;

EID: 0033280922     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.808895     Document Type: Article

References (7)

1. J. Khoury, "Design of a 15 MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, vol. 26, pp. 1988-1997, Dec. 1991.
2. G. A. De Veirman and R. G. Yamasaki, "Design of a bipolar 10 MHz programmable continuous-time 0.05° equiripple linear-phase filter," IEEE J. Solid-State Circuits, vol. 27, pp. 324-331, Mar. 1992.
3. C. Laber and P. R. Gray, "A 20 MHz 6th order BiCMOS parasitic insensitive continuous-time filter and second-order equalizer optimized for disk-drive applications," IEEE J. Solid-State Circuits, vol. 28, pp. 462-470, Apr. 1993.
4. H. Khorramabadi and P. R. Gray, "High-frequency CMOS continuous-time filters," IEEE J. Sold-State Circuits, vol. SC-19, pp. 939-948, Dec. 1984.
5. F. Krummenacher and N. Joehl, "A 4 MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 23, pp. 750-758, June 1988.
6. J. R. Canning and G. Wilson, "Frequency discriminator circuit arrangement," U.K. Patent 1 421 093, Jan. 1976.
7. K. S. Tan and P. R. Gray, "Fully integrated analog filters using bipolar JFET technology," IEEE J. Solid-State Circuits, vol. SC-13, pp. 814-821, Dec. 1978.