Cell-based design approach for RSFQ circuits using a binary decision diagram

Superconductor Science and Technology

Volumn 12, Issue 11, 1999, Pages 782-785

  Yoshikawa, N ^a   Koshiyama, J ^a  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; FLIP FLOP CIRCUITS; JOSEPHSON JUNCTION DEVICES; LOGIC GATES; TRANSMISSION LINE THEORY;

BINARY DESIGN DIAGRAM; JOSEPHSON TRANSMISSION LINES; RAPID SINGLE FLUX QUANTUM LOGIC CIRCUITS; SOFTWARE PACKAGE SPICE;

LOGIC CIRCUITS;

EID: 0033226118     PISSN: 09532048     EISSN: None     Source Type: Journal    
DOI: 10.1088/0953-2048/12/11/327     Document Type: Article

References (9)

1. Likharev K K and Semenov V K 1991 RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock frequency digital systems IEEE Trans. Appl. Supercond. 1 1-28
2. Yoshikawa N, Tago H and Yoneyama K 1999 A new approach for RSFQ logic circuits based on the binary decision diagram IEEE Trans. Appl. Supercond. 9 3161-4
3. Akers S B 1978 Binary decision diagrams IEEE Trans. Comput. 27 509-16
4. Bryant R E 1986 Graph-based algorithms for Boolean function manipulation IEEE Trans. Comput. 35 677-91
5. Yoshikawa N, Deng Z J, Whiteley S R and Van Duzer T 1997 Design and testing of data-driven self-timed RSFQ demultiplexer Extended Abstracts of ISEC'97 (Berlin, June 1997) pp 353-5
6. Deng Z J, Yoshikawa N, Whiteley S R and Van Duzer T 1997 Data-driven self-timed RSFQ digital integrated circuit and system IEEE Trans. Appl. Supercond. 7 3634-7
7. Maezawa M, Kurosawa I, Aoyagi M, Nakagawa H, Kameda Y and Nanya T 1997 Rapid single-flux-quantum dual-rail logic for asynchronous circuits IEEE Trans. Appl. Supercond. 7 2705-8
8. Fang E S, Hebert D and Van Duzer T 1991 A multi-gigahertz Josephson flash A/D converter with a pipelined encoder using large-dynamic-range current-latch comparators IEEE Trans. Magn. 27 2891-4
9. Jeffry M, Perold W, Wang W and Van Duzer T 1998 Monte Carlo optimization of superconducting complementary output switching logic circuits IEEE Trans. Appl. Supercond. 8 104-19