A comparative analysis of cache designs for vector processing

IEEE Transactions on Computers

Volumn 48, Issue 3, 1999, Pages 331-344

  Sun, Tong ^a,b   Yang, Qing ^a,b  

^a IEEE   (United States)

^b University of Rhode Island   (United States)

Author keywords

Benchmarks; Cache memories; Memory hierarchy; Performance evaluation; Simulation; Vector processing

Indexed keywords

COMPUTER SELECTION AND EVALUATION; COMPUTER SIMULATION; COMPUTER SYSTEMS PROGRAMMING; GENERAL PURPOSE COMPUTERS; RESPONSE TIME (COMPUTER SYSTEMS); VECTORS;

VECTOR PROCESSING;

BUFFER STORAGE;

EID: 0033099790     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.754999     Document Type: Review

References (17)

1. D.H. Bailey, "Vector Computer Memory Bank Contention," IEEE Trans. Computers, vol. 36, no. 3, pp. 293-298, Mar. 1987.
2. D. Gannon, W. Jalby, and K. Gallivan, "Strategies for Cache and Local Memory Management by Global Program Transformation," Proc. Int'l Conf. Supercomputing, 1987.
3. K. So and V. Zecca, "Cache Performance of Vector Processors," Proc. 15th Int'l Symp. Computer Architecture, pp. 261-268, 1988.
4. W. Abu-Sufah and A.D. Malony, "Vector Processing on the Alliant FX/ 8 Multiprocessor," Proc. Int'l Conf. Parallel Processing, pp. 559-566, Aug. 1986.
5. M.D. Hill, "A Case for Direct-Mapped Caches," Computer, pp. 25-40, Dec. 1988.
6. M. Berry et al., "The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers," Int'l J. Supercomputer Applications, Fall 1989.
7. M.D. Hill, "Dinerao Cache Simulator," Univ. of Wisconsin, 1985, 1989.
8. D. Bhandarkar and R. Brunner, "VAX Vector Architecture," Proc. 17th Int'l Symp. Computer Architecture, pp. 204-215, 1990.
9. Q. Yang and S. Adina, "A One's Complement Cache," Proc. '94 Int'l Conf. Parallel Processing, pp. 250-258, Aug. 1994.
10. J.W.C. Fu and J.H. Patel, "Data Prefetching in Multiprocessor Vector Cache Memories," Proc. 18th Int'l Symp. Computer Architecture, pp. 54-63, 1991.
11. D.T. Harper III, "Block, Multistride Vector, and FFT Accesses in Parallel Memory Systems," IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 1, Jan. 1991.
12. M.S. Lam, E.E. Rothberg, and M.E. Wolf, "The Cache Performance and Optimizations of Blocked Algorithms," Proc. Architectural Support for Programming Languages and Operating Systems, pp. 63-74, Apr. 1991.
13. I.Y. Bucher and M.L. Simmons, "Measurement of Memory Access Contentions in Multiple Vector Processor Systems," Proc. Supercomputing '91, Nov. 1991.
14. J.D. Gee, M.D. Hill, D.N. Pnevmatikatos, and A.J. Smith, "Cache Performance of the SPEC92 Benchmark Suite," IEEE Micro, pp. 17-27, Aug. 1993.
15. Q. Yang and L.W. Yang, "A Novel Cache Design for Vector Processing," Proc. 19th Int'l Symp. Computer Architecture, Gold Coast, Australia, May 1992.
16. Q. Yang, "Introducing a New Cache Design into Vector Computers," IEEE Trans. Computers, vol. 42, no. 12, Dec. 1993.
17. T. Sun and Q. Yang, "Performance of SPEC92 on Prime-Mapped Vector Cache," Proc. Sixth IEEE Symp. Parallel and Distributed Processing, Dallas, Oct. 1994.