An activity-driven encoding scheme for power optimization in microprogrammed control unit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 1, 1999, Pages 130-134

  Wang, Chuan Yu ^b   Roy, Kaushik ^a,c  

^a IEEE

^b SYNOPSYS INC   (United States)

^c PURDUE UNIVERSITY   (United States)

Author keywords

Combinatorial mathematics; Minimization methods; Power demand

Indexed keywords

COMBINATORIAL MATHEMATICS; MATHEMATICAL PROGRAMMING; MICROPROGRAMMING; MINIMIZATION OF SWITCHING NETS; SIGNAL ENCODING;

MICROPROGRAMMED CONTROL UNIT;

CMOS INTEGRATED CIRCUITS;

EID: 0033096724     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.748210     Document Type: Article

References (8)

1. W. Wilhelm and P. Weger, "2-V bipolar low-power logic," in IEEE Int. Solid-State Circuits Conf., 1994, pp. 94-95.
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," J. Solid State Circuits, vol. 27, no. 4, pp. 473-483, Apr. 1992.
3. S. Prasad and K. Roy, "Circuit optimization for minimization of power consumption under delay constraint," in IEEE VLSI Design Conf., New Delhi, India, 1995.
4. K. Roy and S. Prasad, "Circuit activity based logic synthesis for low power reliable operations," IEEE Trans. VLSI Syst., vol. 1, pp. 503-513, Dec. 1993.
5. L. Benini, P. Siegel, and G. De Micheli, "Saving power by synthesizing gated clocks for sequential circuits," IEEE Design and Test Comput., vol. 11, pp. 32-41, Winter 1994.
6. C. Su, C. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design and Test Comput., vol. 11, pp. 32-41, Winter 1994.
7. J. C. Picard and H. D. Ratliff, "Minimum cuts and related problems," Networks 5, pp. 357-370, 1975.
8. J. Rhys, "A selection problem of shared fixed costs and network flows," Manage. Sci., vol. 17, pp. 200-207, 1970.