Highly Integrated InP HBT Optical Receivers

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 2, 1999, Pages 219-226

  Yung, Michael ^a,c,d   Jensen, Joseph ^a   Walden, Robert ^a   Rodwell, Mark ^b   Raghavan, Gopal ^a   Elliott, Kenneth ^a   Stanchina, William ^a  

^a Hughes Aircraft Co   (United States)

^b University of California   (United States)

^c CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Heterojunction bipolar transistor; Indium phosphide; Optical receiver; Optoelectronic integrated circuit

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; OPTOELECTRONIC DEVICES; PHOTODIODES; SEMICONDUCTING INDIUM PHOSPHIDE;

OPTICAL RECEIVERS;

HETEROJUNCTION BIPOLAR TRANSISTORS;

EID: 0033079311     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.743780     Document Type: Article

References (15)

1. H. Masuda, K. Ouchi, A. Terano, H. Suzuki, K. Watanabe, T. Oka, H. Matsubara, and T. Tanoue, "Device technology of InP/InGaP HBT's for 40-Gb/s optical transmission application," in Tech. Dig. 1997 GaAs IC Symp., 1997, pp. 139-142.
2. E. Sano, M. Yoneyama, S. Yamahata, and Y. Matsuoka, "23 GHz bandwidth monolithic photoreceiver compatible with InP/InGaAs double heterojunction bipolar transistor fabrication process," Electron. Lett., vol. 30, no. 24, pp. 2064-2065, Nov. 1994.
3. T. Ihara, Y. Oikawa, T. Yamamoto, H. Tomofuji, H. Hamano, H. Ohnishi, and Y. Watanabe, "InGaP/GaAs HBT-IC chipset for 10-Gb/s optical receiver," in Tech. Dig. 1996 GaAs IC Symp., 1996, pp. 262-265.
4. M. Berroth, M. Lang, Z.-G. Wang, Z. Lao, A. Thiede, M. Rieger Motzer, W. Bronner, G. Kaufel, K. Kohler, A. Hulsmann, and J. Schneider, "20-40 Gbit/s 0.2 μm GaAs HEMT chip set for optical data receiver," in Tech. Dig. 1996 GaAs IC Symp., 1996, pp. 133-136.
5. C. Joyner, "Large scale PIC's in III-V's - Unique problems and opportunities," in Proc. 1996 Int. Conf. Indium Phosphide and Related Materials, 1996, pp. 431-434.
6. R. Walden, "A review of recent progress in InP-based optoelectronic integrated circuit receiver front-ends," in Tech. Dig. 1996 GaAs IC Symp., 1996, pp. 255-256.
7. L. Lunardi, "InP-based monolithically integrated photoreceivers," in Proc. 1997 Int. Conf. Indium Phosphide and Related Materials, 1997. pp. 471-474.
8. N. Yano, S. Sawada, K. Doguchi, T. Kato, and G. Sasaki, "16 × 16 two-dimensional optoelectronic integrated receiver array for highly parallel interprocessor networks," IEICE Trans. Electron., vol. E80-C, no. 5, pp. 689-694, 1997.
9. L. D. Garrett, S. Chandrasekhar, J. L. Zyskind, J. W. Sulhoff, A. G. Dentai, C. A. Burrus, L. M. Lunardi, and R. M. Derosier, "Performance of 8-channel OEIC receiver array in 8 × 2.5 Gb/s WDM transmission experiment," IEEE Photon. Technol. Lett., vol. 9, no. 2, pp. 235-237, 1997.
10. M. Yung, J. Jensen, G. Raghavan, M. Rodwell, M. Hafizi, R. Walden, K. Elliott, M. Kardos, Y. Brown, M. Montes, H. Sun, and W. Stanchina, "An InP HBT low power receiver IC integrating AGC amplifier, clock and data recovery circuit and demultiplexer," in Tech. Dig. 1997 GaAs IC Symp., 1997, pp. 205-207.
11. F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, and T. Tashiro, "A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip using a super self-aligned selectively grown SiGe base (SSSB) bipolar transistor," IEEE J. Solid-State Circuits, vol. 31, pp. 1451-1457, Oct. 1996.
12. M. Yung, R. Walden, W. Stanchina, Y. Brown, A. Kramer, J. Jensen, H. Sun, and W. Godlewski, "A highly integrated mixed mode optical receiver ASIC in InP HBT technology," in Dig. Papers 1998 Government Microcircuit Applications Conf., 1998, pp. 50-53.
13. B. Urbon. (1995). Spaceborne fiber optic data bus tutorial. [Online]. Available: http://members.aol. com/fodbp1393/index.html.
14. W. E. Stanchina, J. F. Jensen, R. H. Walden, M. Hafizi, H.-C. Sun, T. Liu, G. Raghavan, K. E. Elliott, M. Kardos, A. E. Schmitz, Y. K. Brown, M. E. Montes, and M. Yung, "An InP-based HBT fab for high-speed digital, analog, mixed-signal, and optoelectronic IC's," in Tech. Dig. 1995 GaAs IC Symp., 1995, pp. 31-34.
15. M. Soyuer, "A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology," IEEE J. Solid-State Circuits, vol. 28, pp. 1310-1313, Dec. 1993.