A quantitative analysis of the performance and scalability of distributed shared memory cache coherence protocols

IEEE Transactions on Computers

Volumn 48, Issue 2, 1999, Pages 205-217

  Heinrich, Mark ^a,b   Soundararajan, Vijayaraghavan ^c   Hennessy, John ^a,c   Gupta, Anoop ^a,d  

^a IEEE   (United States)

^b Cornell University   (United States)

^c STANFORD UNIVERSITY   (United States)

^d MICROSOFT RESEARCH   (United States)

Author keywords

Bitvector; Cache coherence protocols; COMA; Controller occupancy; Distributed shared memory; Dynamic pointer allocation; FLASH; Flexible node controller; MAGIC; Performance comparison; Scalable multiprocessors; SCI

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; NETWORK PROTOCOLS; RESPONSE TIME (COMPUTER SYSTEMS);

CACHE COHERENCE PROTOCOLS; DISTRIBUTED SHARED MEMORY SYSTEMS; DYNAMIC POINTER ALLOCATION; FLEXIBLE NODE CONTROLLER;

BUFFER STORAGE;

EID: 0033077755     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.752662     Document Type: Article

References (30)

1. A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An Evaluation of Directory Schemes for Cache Coherence," Proc. 15th Ann. Int'l Symp. Computer Architecture, pp. 280-289, June 1988.
2. J.K. Archibald, "The Cache Coherence Problem in Shared-Memory Multiprocessors," PhD dissertation, Dept. of Computer Science, Univ. of Washington, Feb. 1987.
3. T. Brewer, personal communication, Feb. 1998.
4. T. Brewer and G. Astfalk, "The Evolution of the HP/ Convex Exemplar," Proc. COMPCON Spring '97: 42nd IEEE CS Int'l Conf., pp. 81-86, Feb. 1997.
5. H. Burkhardt III, S. Frank, B. Knobe, and J. Rothnie, "Overview of the KSR-1 Computer System," Technical Report KSR-TR-9202001, Kendall Square Research, Boston, Feb. 1992.
6. L. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, vol. 27, no. 12, pp. 1,112-1,118, Dec. 1978.
7. D. Chaiken, J. Kubiatowicz, and A. Agarwal, "LimitLESS Directories: A Scalable Cache Coherence Scheme," Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 224-234, Apr. 1991.
8. R. Clark, personal communication, Feb. 1998.
9. Data General Corporation, "Aviion AV 20000 Server Technical Overview," Data General White Paper, 1997.
10. A. Gupta, W.-D. Weber, and T. Mowry, "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," Proc. 1990 Int'l Conf. Parallel Processing, pp. 1.312-1.321, Aug. 1990.
11. E. Hagersten, A. Landin, and S. Haridi, "DDM - A Cache-Only Memory Architecture," Computer, vol. 25, no. 9 pp. 44-54. Sept. 1992.
12. M. Heinrich, "The Performance and Scalability of Distributed Shared Memory Cache Coherence Protocols," PhD dissertation, Stanford Univ., Oct. 1998.
13. M. Heinrich et al., "The Performance Impact of Flexibility in the Stanford FLASH Multiprocessor," Proc. Sixth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 274-285, Oct. 1994.
14. C. Holt et al., "The Effects of Latency, Occupancy, and Bandwidth in Distributed Shared Memory Multiprocessors," Technical Report CSL-TR-95-660, Computer Systems Laboratory, Stanford Univ., Jan. 1995.
15. T. Joe and J.L. Hennessy, "Evaluating the Memory Overhead Required for COMA Architectures," Proc. 21st Int'l Symp. Computer Architecture, pp. 82-93, Apr. 1994.
16. J. Kuskin et al., "The Stanford FLASH Multiprocessor," Proc. 21st Int'l Symp. Computer Architecture, pp. 302-313, Apr. 1994.
17. J. Laudon and D. Lenoski, "The SGI Origin: A ccNUMA Highly Scalable Server," Proc. 24th Int'l Symp. Computer Architecture, pp. 241-251, June 1997.
18. D. Lenoski et al., "The Stanford DASH Multiprocessor," Computer, vol. 25, no. 3, pp. 63-79, Mar. 1992.
19. T.D. Lovett and R.M. Clapp, "STiNG: A CC-NUMA Computer System for the Commercial Marketplace," Proc. 23rd Int'l Symp. Computer Architecture, pp. 308-317, May 1996.
20. S. Reinhardt, J. Larus, and D. Wood, "Tempest and Typhoon: User-Level Shared Memory," Proc. 21st Int'l Symp. Computer Architecture, pp. 325-336, Apr. 1994.
21. M. Rosenblum, S.A. Herrod, E. Witchel, and A. Gupta, "Complete Computer Simulation: The SimOS Approach," IEEE Parallel and Distributed Technology, vol. 3, no. 4, pp. 34-43, Winter 1995.
22. Scalable Coherent Interface, "ANSI/IEEE Standard 1596-1992," Aug. 1993.
23. R. Simoni, "Cache Coherence Directories for Scalable Multiprocessors," PhD dissertation, Stanford Univ., Oct. 1992.
24. J.P. Singh, T. Joe, A. Gupta, and J.L. Hennessy, "An Empirical Comparison of the Kendall Square Research KSR-1 and Stanford DASH Multiprocessors," Proc. Supercomputing '93, pp. 214-225, Nov. 1993.
25. V. Soundararajan et al., "Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors," Proc. 25th Int'l Symp. Computer Architecture, pp. 342-355, July 1998.
26. P. Stenstrom, T. Joe, and A. Gupta, "Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures," Proc. 19th Ann. Int'l Symp. Computer Architecture, pp. 80-91. May 1992.
27. W.-D. Weber, personal communication, Feb. 1998.
28. W.-D. Weber et al., "The Mercury Interconnect Architecture: A Cost-Effective Infrastructure for High-Performance Servers," Proc. 24th Int'l Symp. Computer Architecture, pp. 98-107, June 1997.
29. W.-D. Weber, "Scalable Directories for Cache-Coherent Shared Memory Multiprocessors," PhD dissertation, Stanford Univ., Jan. 1993.
30. S.C. Woo et al., "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. 22nd Int'l Symp. Computer Architecture, pp. 24-36, June 1995.