|
Volumn , Issue , 1999, Pages 22-29
|
Thermal impact of solder voids in the electronic packaging of power devices
a |
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRONICS PACKAGING;
FINITE ELEMENT METHOD;
HEAT RESISTANCE;
POWER ELECTRONICS;
SEMICONDUCTOR DEVICE MODELS;
SOLDER VOIDS;
SOLDERED JOINTS;
|
EID: 0032681046
PISSN: 10652221
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Article |
Times cited : (68)
|
References (4)
|