Enhanced analog "yields" cost-effective systems-on-chip

IEEE Circuits and Devices Magazine

Volumn 15, Issue 2, 1999, Pages 12-22

  Tarim, Tuna B ^a,b,c   Ismail, Mohammed ^d  

^a ISTANBUL TECHNICAL UNIVERSITY   (Turkey)

^b OHIO STATE UNIVERSITY   (United States)

^c TEXAS INSTRUMENTS   (United States)

^d Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER AIDED DESIGN; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; CORRELATION METHODS; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; MATHEMATICAL MODELS; MIXER CIRCUITS; MOS DEVICES; OPTIMIZATION; VLSI CIRCUITS;

INTER-DIE DEVICE VARIATIONS; INTRA-DIE DEVICE VARIATIONS; SYSTEMS ON CHIPS;

MICROPROCESSOR CHIPS;

EID: 0032676665     PISSN: 87553996     EISSN: None     Source Type: Journal    
DOI: 10.1109/101.755472     Document Type: Article

References (27)

1. C. Michael and M. Ismail, Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits, Boston, MA: Kluwer, 1993.
2. M.J.M. Pe grom, H.P. Tuinhout and M. Vertregt, "Transistor matching in analog CMOS applications," Proc. 1998 IEEE International Electron Devices Meeting, San Francisco, CA, December 1998.
3. T. Smedes and P.G.A. Emonts, "Statistical modeling and circuit simulation for design for manufacturing," Proc. International Electron Devices Meeting, San Francisco, CA, December 1998.
4. T.K. Yu, S.M. Kang, J. Sacks and W.J. Welch, "Parametric Yield Optimization of CMOS Analog Circuits by Quadratic Statistical Circuit Performance Models," Int. J. Circuit Theory Appl., vol. 19, pp. 579-592, November 1991.
5. C. Michael, H. Su, M. Ismail, A. Kankunnen and M. Valtonen, "Statistical techniques for the computer-aided optimization of analog integrated circuits," IEEE Trans. Circuits Syst. I, vol. 43, pp. 410-413, May 1996.
6. J.-B. Shyu, G.C. Temes and F. Krummenacher, "Random error effects in matched MOS capacitors and current sources," IEEE J. Solid-State Circuits, vol. SC-19, pp. 948-955, December 1984.
7. J.-B. Shyu, G.C. Temes and K. Yao, "Random errors in MOS capacitors," IEEE J. Solid-State Circuits, vol. SC-17, pp. 1070-1076, December 1982.
8. K.R. Lakshmikumar, R.A. Hadaway and M.A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, December 1986.
9. M.J.M. Pelgrom, A.C.J. Duinmaiger, and A.P.G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. SC-24, pp. 1433-1439, October 1989.
10. C. Michael, Statistical Modeling for Computer-Aided Design of Analog MOS Integrated Circuits, Ph.D. Dissertation in Electrical Engineering, The Ohio State University, Columbus, 1991.
11. H.Y. To, C.C. Hung, H. Su, and M. Ismail, Statistical Design and Optimization for High-Yield BiCMOS Analog Circuits, chapter 17 in Low-Power HF Microelectronics, G.A. Machado (editor). London: The Institute of Electrical Engineers (IEE), 1996.
12. H.Y. To and M. Ismail, "Mismatch modeling and characterization of bipolar transistors for statistical CAD," IEEE Trans. Circuits Syst. I, vol. 43, pp. 608-610, July 1996.
13. C. Abel, C. Michael, M. Ismail, C.S. Teng and R. Lahri, "Characterization of transistor mismatch for statistical CAD of submicron CMOS analog circuits," Int. Symp. Circuits Syst., vol.3, pp. 1401-1404, 1993
14. J. Bastos, M. Steyaert, A. Pergoot and W. Sansen, "Mismatch characterization of submicron MOS transistors," J. Analog Integrated Circuits and Signal Processing, vol. 12, pp. 95-106, February 1997.
15. C. Abel, C. Michael, M. Ismail, C.S. Teng and R. Lahri, "Reliability characterization of mixed-signal chips," IEEE Circuits and Devices Magazine, vol. 13, no. 4, pp. 8-10, July 1997.
16. S.J. Lovett, M. Welten, A. Mathewson and B. Mason, "Optimizing MOS transistor mismatch," IEEE J. Solid-State Circuits, vol. 33, pp. 147-150, January 1998.
17. M. Ismail and T. Fiez, Analog VLSI Design and Signal Information Processing. New York: McGraw-Hill, pp. 615-656, 1994.
18. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuits," IEEE J. Solid-State Circuits, vol. SC-27, pp. 154-166, February 1992.
19. G.E.P. Box, Empirical Model Building and Response Surfaces. New York: Wiley, 1987.
20. D.C. Montgomery, Design and Analysis of Experiments, New York: Wiley, 1997.
21. H. Chi, Statistical Design and Optimization of Low Voltage Rail-to-Rail CMOS Opamps, M.Sc. Thesis in Electrical Engineering, The Ohio State University, Columbus, 1997.
22. M. Eisele, D. Schmitt-Landsiedel and J. Berthold, "Design for yield of low power digital CMOS circuits," Proc. ECCTD, pp. 906-911, Budapest, September 1997.
23. A. Motamed, C. Hwang, and M. Ismail, "A low-voltage low-power wide-range CMOS variable gain amplifier," IEEE Trans. Circuits and Syst. II, vol. 45, pp. 800-811, July 1998.
24. T.B. Tarim, Statistical Design Techniques for Yield Enhancement of Low Voltage CMOS VLSI, Ph.D. Dissertation, submitted in 1998, Istanbul Technical University, Istanbul, Turkey.
25. E. Seevinck and R.F. Wassenaar, "A versatile CMOS linear transconductor/square-law function circuit," IEEE J. Solid-State Circuits, vol. SC-22, pp. 366-377, 1987.
26. A. Motamed, "Low-voltage Analog VLSI Circuits and Signal Processing," Ph.D, Dissertation in Electrical Engineering, The Ohio State University, Columbus, 1996.
27. Helsinki University of Technology, Circuit Theory Laboratory and Nokia Research Center, APLAC-An Object Oriented Analog Circuit Simulator and Design Tool, 7.1 User's Manual and Reference Manual, 1997.