Multi-input floating gate differential amplifier and applications to intelligent sensors

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 2, 1999, Pages 335-340

  Sakai, Takeyasu ^a   Nagai, Hiromasa ^a  

^a ELECTRONIC NAVIGATION RESEARCH INSTITUTE   (Japan)

Author keywords

DOT; Floating gate; Image compression; Image sensor; Signal processing

Indexed keywords

CMOS INTEGRATED CIRCUITS; CONVOLUTION; COSINE TRANSFORMS; FEEDBACK; GATES (TRANSISTOR); IMAGE COMPRESSION; IMAGE SENSORS;

DISCRETE COSINE TRANSFORMS (DCT); FLOATING GATE DIFFERENTIAL AMPLIFIERS (FGDA);

DIFFERENTIAL AMPLIFIERS;

EID: 0032670332     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (20)

1. C. Mead, "Analog VLSI and neural systems," AddisonWesley Publishing Company, 1989.
2. H. Kobayashi, L. White, and A. Abidi, "An active resistor network for Gaussian filtering of images," IEEE J. SolidState Circuits, vol.26, no.5, pp.738-748, May 1991.
3. T. Shimmi, II. Kobayashi, T. Yagi, T. Sawaji, T. Matsumoto, and A. Abidi, "A parallel analog CMOS signal processor for image contrast enhancement," Proc. European Solid-State Circuits Conf., Copenhagen, Denmark, pp.163-166, Sept. 1992.
4. I. Takayanagi, T. Isokawa, and F. Nakamura, "A multiple output CMD imager for real-time image procesing," IEDM Dig. Tech., 22.5.1, pp.579-582, 1993.
5. S. Mendis, S. Kemcny, and E. Possum, "CMOS active pixel image sensor," IEEE Trans. Electron Devices, vol.41, pp.452-453, 1994.
6. K. Aizawa, II. Ohno, T. Hamamoto, M. Hatori, and J. Yamazaki, "A novel image sensor for video compression," Proc. IEEE Int. Conf. Image Processing, Austin, Texas, vol.III, pp.591-595, Nov. 1994.
7. E. Lange, E. Funatsu, J. Ohta, and K. Kyuma, "Direct image processing using arrays of variable-sensitivity photodetectors," ISSCC Dig. Tech. Papers, San Francisco, pp.228-229, Feb. 1995.
8. J. Hakkarainen and H. Lee, "A 40 x 40 CCD/CMOS absolute-value-of-difference processor for use in a stereo vision system," IEEE J. Solid-State Circuit, vol.28, no.7, pp.799-807, July 1993.
9. H. Kobayashi, T. Matsumoto, T. Yagi, and K. Tanaka, "Light-adaptive architectures for regularization vision chips," Neural Networks, vol.8, no.l, pp.87-101, Jan. 1995.
10. M. Tremblay, M. d'Anjou, and D. Poussart, "Hexagonal sensor with imbedded analog image processing for pattern recognition," Proc. ICCC, pp.12.7.1-12.7.4, 1993.
11. J. Wyatt, et. al., "Analog VLSI systems for image acquisition and fast early vision," Int. J. Computer Vision, vol.8, no.3, pp.217-230, 1992.
12. J. Harris, "An analog VLSI chip for thin-plate surface interpolation," IEEE Conf. Neural Info. Proc. Systems-Natural and Synthetic, 1988.
13. T. Sakai, T. Sawaji, and -T. Matsumoto, "The weak string filter and its implementation with i/MOS transistors," ITE Tech. Report, vol.18, no.68, pp.13-18, Nov. 1994.
14. T. Matsumoto and K. Kondo, "Realization of the 'weak rod' by a double layer parallel network," Neural Computation, vol.6, no.5, pp.944-956, Sept. 1994.
15. S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki, Y. Tadokoro, K. Murata, S. Doushou, and A. Matsuzawa, "A CMOS image sensor with analog twodimensional DCT-based compression circuits for one-chip cameras," IEEE J. Solid-State Circuits, vol.32, no.12, pp.2030-2041, Dec. 1997.
16. T. Bernard, B. Zavidovique, and F. Devos, "A programmable artificial retina," IEEE J. Solid-State Circuits, vol.28, no.7, pp.789-798, July 1993.
17. M. Ishikawa, "Parallel processing for sensory information," IEICE Trans., vol.J74-C-II, no.5, pp.255-266, May 1991.
18. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol.39, pp.1444-1455, 1992.
19. T. Sakai, H. Nagai, and T. Matsumoto, "An analog convolution circuit with floating gates and its applications," Proc. IEICE 10th Karuizawa Workshop on Circuits and Systems, Karuizawa, Japan, pp.41-46, April 1997.
20. T. Sawaji, T. Sakai, H. Nagai, and T. Matsumoto, "Implementation of resistive fuse with floating gate MOS transistors," J. ITE, vol.52, no.2, pp.200-205, Feb. 1998.