Current-mode chaotic neuron circuit for the traveling salesman problem

Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

Volumn 82, Issue 9, 1999, Pages 52-62

  Kanou, Nobuo ^a  

^a TOKYO DENKI UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CHAOS THEORY; COMBINATORIAL MATHEMATICS; CONVERGENCE OF NUMERICAL METHODS; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; PROBLEM SOLVING; SIMULATED ANNEALING; TRAVELING SALESMAN PROBLEM;

CHAOTIC ANNEALING; CHAOTIC NEURAL NETWORK; CURRENT MODE CIRCUIT;

NEURAL NETWORKS;

EID: 0032665582     PISSN: 10420967     EISSN: None     Source Type: Journal    
DOI: 10.1002/(SICI)1520-6440(199909)82:9<52::AID-ECJC6>3.0.CO;2-H     Document Type: Article

References (37)

1. Aihara K (editor). Chaos in neural systems. Tokyo Denki University Press; 1993.
2. Aihara K (editor). Chaos seminar. Kaibundo; 1994.
3. Ueda Y, Akamatsu N. Chaotically transitional phenomena in the forced negative-resistance oscillator. IEEE Trans Circuits Syst 1981;CAS-28:217-224.
4. Matumoto T, Chua LO, Komuro M. The double scroll. IEEE Trans Circuits Syst 1985;CAS-32:798-818.
5. Rodriguez-Vazquez A, Huertas JL, Rueda A, Perez-Verdu B, Chua LO. Chaos from switched-capacitor circuits: Discrete maps. Proc IEEE 1987;75:1090-1106.
6. Shimizu K, Aihara K, Kotani M. Electronic circuit model of chaotic neural network. Trans IEICE 1990;J73-A:495-508.
7. Saito T. Reality of chaos in four-dimensional hysteritic circuits. IEEE Trans Circuits Syst 1991;38:1517-1524.
8. Yasuda Y, Ho K. Exchanged periodic chaos in Si thyristor. Trans IEICE 1994;J77-A:654-661.
9. Takakubo H, Takakubo K, Mangaser RA, Shono K. Voltage-mode cmos chaos generator and observation of internal states with a bitmap memory. IEEE Trans Circuits Syst 1994;41:759-762.
10. Pham C, Tanaka M, Shono K. Chaotic behavior in simple looped MOS inverters. Trans IEICE 1995;E78-A:291-299.
11. Suzuki K, Nishio Y, Mori S. Noise generator using a chaos generating circuit. Trans IEICE 1995;J78-A:365-372.
12. Aihara K, Takabe T, Toyoda M. Chaotic neural networks. Phys Lett A 1990;144:333-340.
13. Adachi M, Aihara K, Kotani M. An analysis of associative memory dynamics with a chaotic neural network. Proc Int Symp Nonlinear Theory and Its Applications (NOLTA'93), Hawaii, p 1169-1172.
14. Nozawa H. A neural network model as a globally coupled map and applications based on chaos. Chaos 1992;2:377-386.
15. Yamada T, Aihara K, Kotani M. Chaotic neural networks and the traveling salesman problem. Proc IJCNN'93, Nagoya, p 1553-1556.
16. Kasahara T, Nakagawa M. Parameter control type chaotic neural net and its applications. Trans IEICE 1995;J78-A:114-122.
17. Hasegawa M, Ikeguchi T, Matozaki T, Aihara K. Solving combinatorial optimization problems by nonlinear neural dynamics. Proc ICNN'95, Perth, Australia, p 3140-3145.
18. Ushio T. Chaotic synchronous control and its applications to covert communications. Inf Process 1995;36:525-530.
19. Horio Y, Suyama K. Experimental verification of signal transmission using synchronized SC chaotic neural networks. IEEE Trans Circuits Syst I 1995;42:393-395.
20. Hopfield JJ, Tank DW. "Neural" computation of decisions in optimization problems. Biol Cybern 1985;52:141-152.
21. Chen L, Aihara K. Transient chaotic neural networks and chaotic simulated annealing. Towards the harnessing of chaos Proc 7th Toyota Conf, Shizuoka, p 347-352, 1993.
22. Chen L, Aihara K. Chaotic simulated annealing and its application to a maintenance scheduling problem in a power system. Proc Int Symp Nonlinear Theory and Its Applications (NOLTA'93), Hawaii, p 695-700, 1993.
23. Chen L, Aihara K. Chaotic simulated annealing by a neural network model with transient chaos. Tech Rep METR 94-20, Mathematical Engineering Section, University of Tokyo, 1994.
24. Chen L, Aihara K. Chaotic simulated annealing by a neural network model with transient chaos. Neural Networks 1995;8:915-930.
25. Akiyama Y, Yamashita A, Kajiura M, Anzai Y, Aiiso H. Optimization of combinations by a Gaussian machine. Tech Rep IEICE 1989;MBE88-183.
26. Horio Y, Suyama K, Dec A, Aihara K. Switched-capacitor chaotic neural networks for traveling salesman problem. Proc World Congress on Neural Networks, San Diego, 1994;4:690-696.
27. Horio Y, Suyama K. Experimental observations of 2-and 3-neuron chaotic neural networks using switched-capacitor chaotic neuron IC chip. Trans IEICE 1995;E78-A:529-535.
28. Delgado-Restituto M, Rodríguez-Vázquez A. CMOS current-mode chaotic neurons. Proc IEEE ISCAS'94, London, 1994;6:499-502.
29. Toumazou C, Lidgey FJ, Haigh DG. Analogue IC design: The current-mode approach. IEE Circuits and System Series 2. Peter Peregrinus; 1990.
30. Kanou N, Horio Y, Aihara K, Nakamura S. A current-mode circuit of a chaotic neuron model. Trans IEICE 1993;E76-A:642-644.
31. Kanou N, Horio Y, Aihara K, Nakamura S. Chaotic neuron circuits using switched-current integrator. Proc Int Symp Nonlinear Theory and Its Applications (NOLTA'93), Hawaii, p 1307-1310.
32. Kanou N, Horio Y, Aihara K, Nakamura S. A current-mode implementation of a chaotic neuron model using a SI integrator. Trans IEICE 1994;E77-A:335-338.
33. Aihara K, Yamada T, Ichinose N, Adachi M. Application of chaos theory to information processing system. Annu Rep Res Inst Tech, Tokyo Denki Univ, No. 12, p 151-156, 1993.
34. Toumazou C, Lidgey FJ, Haigh DG. Switched-current: An analogue technique for digital technology. IEE Circuits and System Series 5. Peter Peregrinus; 1993.
35. Fiez TS, Liang G, Allstot DJ. Switched-current circuit design issues. IEEE Trans Solid State Circuits 1991;26:192-202.
36. Song M, Lee Y, Kim W. A clock feedthrough reduction circuit for switched-current systems. IEEE Trans Solid State Circuits 1993;28:133-137.
37. Wilson GV, Pawley GS. On the stability of the traveling salesman problem algorithm of Hopfield and Tank. Biol Cybern 1988;58:63-70.