메뉴 건너뛰기




Volumn 34, Issue 6, 1999, Pages 805-812

2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LAN's and WAN's

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; GAIN CONTROL; LOCAL AREA NETWORKS; OPTIMIZATION; SEMICONDUCTING SILICON; SIGNAL RECEIVERS; SPECIFICATIONS; SPURIOUS SIGNAL NOISE; SWITCHED FILTERS; TIMING CIRCUITS; WIDE AREA NETWORKS;

EID: 0032661534     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.766814     Document Type: Article
Times cited : (16)

References (7)
  • 1
    • 0026238502 scopus 로고
    • A PLL-based 2.5b/s GaAs clock and data Regenerator IC
    • Oct.
    • H. Ransjin and P. O'Conner, "A PLL-based 2.5b/s GaAs clock and data Regenerator IC," IEEE J. Solid-State Circuits, vol. 26, pp. 1345-1353, Oct. 1991.
    • (1991) IEEE J. Solid-State Circuits , vol.26 , pp. 1345-1353
    • Ransjin, H.1    O'Conner, P.2
  • 2
    • 0031074346 scopus 로고    scopus 로고
    • A 2.488Gb/s Si-bipolar clock and data recovery IC with robust loss of signal detection
    • R. Walker, C. Stout, and C.-S. Yen, "A 2.488Gb/s Si-bipolar clock and data recovery IC with robust loss of signal detection," in ISSCC Dig. Tech. Papers, 1997, pp. 246-247.
    • (1997) ISSCC Dig. Tech. Papers , pp. 246-247
    • Walker, R.1    Stout, C.2    Yen, C.-S.3
  • 5
    • 0028744986 scopus 로고
    • A monolithic 156Mb/s clock and data recovery PLL circuit using the sample-and hold technique
    • Dec.
    • N. Ishihara and Y. Akazawa, "A monolithic 156Mb/s clock and data recovery PLL circuit using the sample-and hold technique," IEEE J. Solid-State Circuits, vol. 29, pp. 1566-1571, Dec. 1994.
    • (1994) IEEE J. Solid-State Circuits , vol.29 , pp. 1566-1571
    • Ishihara, N.1    Akazawa, Y.2
  • 6
    • 0031209398 scopus 로고    scopus 로고
    • Jitter-suppressed low-power 2.5-Gbit/s clock and data recovery IC without high-Q components
    • Aug.
    • K. Kishine, N. Ishihara, and H. Ichino, "Jitter-suppressed low-power 2.5-Gbit/s clock and data recovery IC without high-Q components," Electron. Lett., vol. 33, no. 18, pp. 1545-1546, Aug. 1997.
    • (1997) Electron. Lett. , vol.33 , Issue.18 , pp. 1545-1546
    • Kishine, K.1    Ishihara, N.2    Ichino, H.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.