|
Volumn 34, Issue 6, 1999, Pages 805-812
|
2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LAN's and WAN's
a,b,c b,d b,e a,b,f
b
NTT CORPORATION
(Japan)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BIPOLAR INTEGRATED CIRCUITS;
GAIN CONTROL;
LOCAL AREA NETWORKS;
OPTIMIZATION;
SEMICONDUCTING SILICON;
SIGNAL RECEIVERS;
SPECIFICATIONS;
SPURIOUS SIGNAL NOISE;
SWITCHED FILTERS;
TIMING CIRCUITS;
WIDE AREA NETWORKS;
CLOCK AND DATA RECOVERY INTEGRATED CIRCUIT;
JITTER SUPPRESSION;
POWER CONSUMPTION;
TRANSMISSION RECEIVER;
PHASE LOCKED LOOPS;
|
EID: 0032661534
PISSN: 00189200
EISSN: None
Source Type: Journal
DOI: 10.1109/4.766814 Document Type: Article |
Times cited : (16)
|
References (7)
|