-
1
-
-
0343712830
-
A 4.1 ns compact 54 x 54bit multiplier utilising sign select booth encoders'
-
INOUO, A., OHA, R., KASHIWAKURA, S., MITARA, S., TSURU, T., IZAWA, T., and GOTO, G.: 'A 4.1 ns compact 54 x 54bit multiplier utilising sign select booth encoders'. Proceedings of international Solid-stale circuits conference, 1997, pp. 416-417
-
(1997)
Proceedings of International Solid-stale Circuits Conference
, pp. 416-417
-
-
Inouo, A.1
Oha, R.2
Kashiwakura, S.3
Mitara, S.4
Tsuru, T.5
Izawa, T.6
Goto, G.7
-
2
-
-
0026853681
-
Low-power CMOS digital desicn'
-
CHANDRAKASAN, A.P., SHENG, S., and BRODERSEN, R.W.: 'Low-power CMOS digital desicn', IEEE J. Solid-State Circuits, 1992, 27, (5), pp. 47J-4S3
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, Issue.5
-
-
Chandrakasan, A.P.1
Brodersen, R.W.2
-
3
-
-
0030690837
-
Minimizing energy dissipation in high-speed multipliers'. Proceedings of IEEE international symposium on
-
FRIED, R.: 'Minimizing energy dissipation in high-speed multipliers'. Proceedings of IEEE international symposium on Low-power electronics and design, 1997, pp. 214-219
-
(1997)
Low-power Electronics and Design
, pp. 214-219
-
-
Fried, R.1
-
4
-
-
0029267856
-
A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer', IEEE
-
OHKUBO, N., SUZUKI, M., SHINBO, T., YAMANAKA, T., SHIMIZU, A., SASAKI, K., and NAKAGOME, Y.: 'A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer', IEEE J. Solid-Stale Circuits, 1995, 30, (3), pp. 251-256
-
(1995)
J. Solid-Stale Circuits
, vol.30
, Issue.3
, pp. 251-256
-
-
Ohkubo, N.1
Suzuki, M.2
Shinbo, T.3
Yamanaka, T.4
Shimizu, A.5
Nakagome, Y.6
-
5
-
-
0025419522
-
A 3.8 ns 16 × 16-b multiplier using complementery pass-transistor loaic'
-
YANO, K., YAMANAKA, T., NISHIDA, T., SAITO, M., SHIMOHIGASHI, K., and SHIMIZU, A.: 'A 3.8 ns 16 × 16-b multiplier using complementery pass-transistor loaic', IEEE J. Solid Stale Circuits, 1990, 25, (4), pp. 388-395
-
(1990)
IEEE J. Solid Stale Circuits
, vol.25
, Issue.4
, pp. 388-395
-
-
Yano, K.1
Yamanaka, T.2
Nishida, T.3
Saito, M.4
Shimizu, A.5
-
6
-
-
0026953505
-
0.5 um 3.3V BiCMOS standard cells with 32-kilobyte cache and
-
HARA, H., SAKURAI, T., NAGAMATSU, T., SETA, K., MOMOSE, H., NIITSU.Y., MIYAKAWA, H., MATSUDA, K., WATANABE, Y., SANO, F., and CHIBA, A.: '0.5 um 3.3V BiCMOS standard cells with 32-kilobyte cache and ten-port regsister file', IEEEJ. Solid-State Circuits, 1992, 27, (3), pp. 1579-1584
-
(1992)
IEEEJ. Solid-State Circuits
, vol.27
, Issue.3
, pp. 1579-1584
-
-
Hara, H.1
Sakurai, T.2
Nagamatsu, T.3
Seta, K.4
Momose, H.5
Miyakawa, H.6
Matsuda, K.7
Watanabe, Y.8
Chiba, A.9
File, T.-P.R.10
-
7
-
-
0024681856
-
Realization of transmission-gate conditional-sum (TGCS) adders with low latency time'
-
ROTHERMEL, A., HOSTICKA, BJ., TROSTER, G., and ARNDT, J.: 'Realization of transmission-gate conditional-sum (TGCS) adders with low latency time', IEEE J. Solid-State Circuits, 1989, 24, (6), pp. 558-561
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, Issue.6
, pp. 558-561
-
-
Rothermel, A.1
Hosticka, B.J.2
Arndt, J.3
-
8
-
-
0026218953
-
Circuit and
-
SONG, P.J., and MICHELI, G.D.: 'Circuit and architecture tradeoffs for hiah-speed multiplication', IEEE J. Solid-State Circuits, 1991, 26, (9), ppT 1184-1198
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, Issue.9
, pp. 1184-1198
-
-
Micheli, G.D.1
Multiplication, A.T.F.2
-
9
-
-
0026136710
-
A 10 ns 54 x 54-b parallel structured full array multiplier with 0.5 tun CMOS technology'
-
MORI.J., NAGAMATSU, M., HIRANO, M., TANAKA, S., NODA, M., TOYOSHIMA, Y., HASHIMOTO, K., HAYASHIDA, H., and MAEGUCHI, K.: 'A 10 ns 54 x 54-b parallel structured full array multiplier with 0.5 tun CMOS technology', IEEE J. Solid State Circuits, 1991, 26, (4), pp. 600-405
-
(1991)
IEEE J. Solid State Circuits
, vol.26
, Issue.4
, pp. 600-1405
-
-
Nagamatsu, M.1
Hirano, M.2
Tanaka, S.3
Noda, M.4
Toyoshima, Y.5
Hashimoto, K.6
Maeguchi, K.7
-
10
-
-
0028405787
-
4-2 compressor with complementary pass-transistor lode'
-
KANIE, Y., KUBOTA, Y., TOYOYAMA, S., IWASE, Y., and TSUCHIMOTO, S.: '4-2 compressor with complementary pass-transistor lode', IEICE Trails. Electron., 1994, E77-C, (4), pp. 647-649
-
(1994)
IEICE Trails. Electron.
, vol.77
, Issue.4
, pp. 647-649
-
-
Kanie, Y.1
Kubota, Y.2
Toyoyama, S.3
Tsuchimoto, S.4
-
11
-
-
0032545853
-
Design of high-speed low-power 3-2 counter and
-
HSIAO, S.F., JIANG, M.R., and YEH, J.S.: 'Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers', Electron. Lett., 1998, 34, (4), pp. 341-343
-
(1998)
Electron. Lett.
, vol.34
, Issue.4
, pp. 341-343
-
-
Hsiao, S.F.1
Yeh, J.S.2
-
12
-
-
0027694895
-
A 1.5 ns 32-b CMOS ALU in double pass-transistor logic'
-
SUZUKI, M., OHKUBO, N., SHINBO, T., YAMANAKA, T., SHIMIZU, A., SASAKI, K., and NAKAGOME, Y.: 'A 1.5 ns 32-b CMOS ALU in double pass-transistor logic', IEEE J. Solid-Slate Circuits, 1993, 28, (11), pp. 1145-1151
-
(1993)
IEEE J. Solid-Slate Circuits
, vol.28
, Issue.11
, pp. 1145-1151
-
-
Suzuki, M.1
Ohkubo, N.2
Shinbo, T.3
Yamanaka, T.4
Shimizu, A.5
Nakagome, Y.6
-
13
-
-
33749754056
-
A highspeed, low-power, swing restored pass-transistor logic based multiply and
-
PARAMESWAR, A., HARA, H., and SAKURAI, T.: 'A highspeed, low-power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications'. Proceedings of IEEE conference on Custom integrated circuits, 1994, pp. 27S-28T
-
(1994)
Custom Integrated Circuits
-
-
Parameswar, A.1
Sakurai, T.2
On, A.3
-
14
-
-
0026925486
-
A 54 x 54-b regularly structured tree multiplier'
-
GOTO, G., SATO, T., NAKAJIMA, M., and SUKEMURA, T.: 'A 54 x 54-b regularly structured tree multiplier', IEEE J. Solid-State Circuits, 1992, 27, (9) pp. 1229-1236
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, Issue.9
, pp. 1229-1236
-
-
Goto, G.1
Sato, T.2
Sukemura, T.3
|