An application-driven study of parallel system overheads and network bandwidth requirements

IEEE Transactions on Parallel and Distributed Systems

Volumn 10, Issue 3, 1999, Pages 193-210

  Sivasubramaniam, Anand ^a,b   Singla, Aman ^c   Ramachandran, Umakishore ^d   Venkateswaran, H ^d  

^a IEEE   (United States)

^b The Pennsylvania State University   (United States)

^c HEWLETT PACKARD ENTERPRISE   (United States)

^d Georgia Institute of Technology   (United States)

Author keywords

Application driven study; Execution driven simulation; Interconnection network; Parallel systems overheads

Indexed keywords

BANDWIDTH; BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS;

SOFTWARE PACKAGE SPASM;

PARALLEL PROCESSING SYSTEMS;

EID: 0032656539     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.755819     Document Type: Article

References (52)

1. G.M. Amdahl, "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities," Proc. AFIPS Spring Joint Computer Conf., pp. 483-485, Apr. 1967.
2. J.L. Gustafson, G.R. Montry, and R.E. Benner, "Development of Parallel Methods for a 1024-Node Hypercube," SIAM J. Scientific and Statistical Computing, vol. 9, no. 4, pp. 609-638, 1988.
3. X-H. Sun and J.L. Gustafson, "Towards a Better Parallel Performance Metric," Parallel Computing, vol. 17, pp. 1,093-1,109, 1991.
4. V. Kumar and V.N. Rao, "Parallel Depth-First Search," Int'l J. Parallel Programming, vol. 16, no. 6, pp. 501-519, 1987.
5. A.H. Karp and H.P. Flatt, "Measuring Parallel Processor Performance," Comm. ACM, vol. 33, no. 5, pp. 539-543, May 1990.
6. D. Nussbaum and A. Agarwal, "Scalability of Parallel Machines," Comm. ACM, vol. 34, no. 3, pp. 57-61, Mar. 1991.
7. J.C. Wyllie, "The Complexity of Parallel Computations," PhD thesis, Dept. of Computer Science, Cornell Univ., 1979.
8. A. Sivasubramaniam, A. Singla, U. Ramachandran, and H. Venkateswaran, "A Simulation-Based Scalability Study of Parallel Systems," J. Parallel and Distributed Computing, vol. 22, no. 3, pp. 411-426, Sept. 1994.
9. A. Sivasubramaniam, A. Singla, U. Ramachandran, and H. Venkateswaran, "An Approach to Scalability Study of Shared Memory Parallel Systems," Proc. ACM SIGMETRICS 1994 Conf. Measurement and Modeling of Computer Systems, pp. 171-180, May 1994.
10. M.E. Crovella and T.J. LeBlanc, "Parallel Performance Prediction Using Lost Cycles Analysis," Proc. Supercomputing '94, Nov. 1994.
11. A. Agarwal, "Limits on Interconnection Network Performance," IEEE Trans. Parallel and Distributed Systems, vol. 2, no. 4, pp. 398-412, Oct. 1991.
12. W.J. Dally, "Performance Analysis of k-ary n-cube Interconnection Networks," IEEE Trans. Computer Systems, vol. 39, no. 6, pp. 775-785, June 1990.
13. V.S. Adve and M.K. Vernon, "Performance Analysis of Mesh Interconnection Networks with Deterministic Routing," IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 3, pp. 225-246, Mar. 1994.
14. S.L. Scott and J.R. Goodman, "Impact of Pipelined Channels on k-ary n-cube Networks," IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 1, pp. 2-16, Jan. 1994.
15. T.E. Anderson, "The Performance of Spin Lock Alternatives forShared-Memory Multiprocessors," IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 1, pp. 6-16, Jan. 1990.
16. J.M. Mellor-Crummey and M.L. Scott, "Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors," ACM Trans. Computer Systems, vol. 9, no. 1, pp. 21-65, Feb. 1991.
17. R. Cypher, A. Ho, S. Konstantinidou, and P. Messina, "Architectural Requirements of Parallel Scientific Applications with Explicit Communication," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 2-13 May 1993.
18. E. Rothberg, J.P. Singh, and A. Gupta, "Working Sets, Cache Sizes and Node Granularity Issues for Large-Scale Multiprocessors," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 14-25, May 1993.
19. W.B. Ligon III and U. Ramachandran, "Toward a More Realistic Performance Evaluation of Interconnection Networks," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 7, July 1997.
20. A. Sivasubramaniam, U. Ramachandran, and H. Venkateswaran, "A Comparative Evaluation of Techniques for Studying Parallel System Performance," Technical Report GIT-CC-94/38, College of Computing, Georgia Inst. of Technology, Sept. 1994.
21. J.P. Singh, E. Rothberg, and A. Gupta, "Modeling Communication in Parallel Algorithms: A Fruitful Interaction between Theory and Systems?" Proc. Sixth Ann. ACM Symp. Parallel Algorithms and Architectures, 1994.
22. M. Martonosi, A. Gupta, and T. Anderson, "MemSpy: Analyzing Memory System Bottlenecks in Programs," Proc. ACM SIGMETRICS 1992 Conf. Measurement and Modeling of Computer Systems, pp. 1-12, June 1992.
23. E. Speight, "Paraview: Performance Debugging Through Visualization of Shared Data," MS thesis, Dept. of Electrical and Computer Eng., Rice Univ., Sept. 1993.
24. P. Mehra, C.H. Schulbach, and J.C. Yan, "A Comparison of Two Model-Based Performance-Prediction Techniques for Message-Passing Parallel Programs," Proc. ACM SIGMETRICS 1994 Conf. Measurement and Modeling of Computer Systems, pp. 181-190, May 1994.
25. M.T. Heath and J.A. Etheridge, "Visualizing the Performance of Parallel Programs," IEEE Software, vol. 8, no. 9, pp. 29-39, Sept. 1991.
26. B.P. Miller et al., "The Paradyn Parallel Performance Measurement Tool," Computer, vol. 28, no. 11, pp. 37-46, Nov. 1995.
27. D.A. Reed et al., "Virtual Reality and Parallel Systems Performance Analysis," Computer, vol. 28, no. 11, pp. 57-67, Nov. 1995.
28. Microelectronics and Computer Technology Corp., CSIM User's Guide, 1990.
29. E.A. Brewer, C.N. Dellarocas, A. Colbrook, and W.E. Weihl, "PROTEUS: A High-Performance Parallel-Architecture Simulator," Technical Report MIT-LCS-TR-516, Massachusetts Inst. of Technology, Sept. 1991.
30. R.G. Covington, S. Madala, V. Mehta, J.R. Jump, and J.B. Sinclair, "The Rice Parallel Processing Testbed," Proc. ACM SIGMETRICS 1988 Conf. Measurement and Modeling of Computer Systems, pp. 4-11, Santa Fe, N.M., May 1988.
31. H. Davis, S.R. Goldschmidt, and J.L. Hennessy, "Multiprocessor Simulation and Tracing Using Tango," Proc. 1991 Int'l Conf. Parallel Processing pp. II 99-107, 1991.
32. J.E. Veenstra and R.J. Fowler, "MINT: A Front End for Efficient Simulation of Shared Memory Multiprocessors," Proc. MASCOTS '94, pp. 201-207, Feb. 1994
33. S.K. Reinhardt et al., "The Wisconsin Wind Tunnel : Virtual Prototyping of Parallel Computers," Proc. ACM SIGMETRICS 1993 Conf. Measurement and Modeling of Computer Systems, pp. 48-60, Santa Clara, Calif., May 1993.
34. M. Rosenblum, S. Harrod, E. Witchel, and A. Gupta, "Complete Computer System Simulation: The SimOS Approach," IEEE Parallel and Distributed Technology, Fall 1995.
35. A. Sivasubramaniam, A. Singla, U. Ramachandran, and H. Venkateswaran, "Abstracting Network Characteristics and Locality Properties of Parallel Systems," Proc. First Int'l Symp. High Performance Computer Architecture, pp. 54-63, Jan. 1995
36. A. Sivasubramaniam, A. Singla, U. Ramachandran, and H. Venkateswaran, "On Characterizing Bandwidth Requirements of Parallel Applications," Proc. ACM SIGMETRICS 1995 Conf. Measurement and Modeling of Computer Systems, pp. 198-207 May 1995.
37. U. Ramachandran, G. Shah, A. Sivasubramaniam, A. Singla, and I. Yanasak, "Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors," Proc. Supercomputing '95, Dec. 1995.
38. D. Bailey et al., "The NAS Parallel Benchmarks," Int'l J. Supercomputer Applications, vol. 5, no. 3, pp. 63-73, 1991.
39. J.P. Singh, W.-D. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared-Memory," Technical Report CSL-TR-91-469, Computer Systems Laboratory, Stanford Univ., 1991.
40. A. Sivasubramaniam, "A Framework for Evaluating Architectural Issues of Parallel Systems" PhD thesis, College of Computing, Georgia Inst. of Technology, Aug. 1995.
41. H. Sullivan and T.R. Bashkow, "A Large Scale, Homogenous, Fully-Distributed Parallel Machine," Proc. Fourth Ann. Symp. Computer Architecture, pp. 105-117, Mar. 1977.
42. Kendall Square Research, Technical summary, 1992.
43. E.H. Welbon, C.C. Chan-Nui, D.J. Shippy, and D.A. Hicks, "The POWER2 Performance Monitor," IBM J. Research and Development, vol. 38, no. 5, pp. 545-554, Sept. 1994.
44. J. Maki, "POWER2 Hardware Performance Monitor Tools," Nov. 1995.
45. U. Ramachandran, G. Shah, S. Ravikumar, and J. Muthukumarasamy, "Scalability Study of the KSR-1," Proc. 1993 Int'l Conf. Parallel Processing, pp. I-237-240, Aug. 1993.
46. SAS Institute Inc., SAS/STAT User's Guide, 1988.
47. D. Culler et al., "LogP: Towards a Realistic Model of Parallel Computation," Proc. Fourth ACM SIGPLAN Symp. Principles and Practice of Parallel Programming, pp. 1-12, May 1993.
48. A. Vaidya, A. Sivasubramaniam, and C. Das, "Performance Benefits of Virtual Channels and Adaptive Routing: An Application-driven Study," Proc. ACM 1997 Int'l Conf. Supercomputing, pp. 140-147, July 1997.
49. A. Gupta and V. Kumar, "The Scalability of FFT on Parallel Computers," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 8, pp. 922-932, Aug. 1993.
50. D. Lenoski et al., "The Stanford DASH Multiprocessor," Computer, vol. 25, no. 3, pp. 63-79, Mar. 1992.
51. Cray Research, Inc., The Cray T3D System Architecture Overview Manual, 1993.
52. R. Alverson et al., "The Tera Computer System," Proc. ACM 1990 Int'l Conf. Supercomputing, pp. 1-6, Amsterdam, Netherlands, 1990.