DTM: Dynamic transfer mode based on dynamically assigned short-hold time-slot relay

IEICE Transactions on Communications

Volumn E82-B, Issue 2, 1999, Pages 439-445

  Yamanaka, Naoaki ^a   Shiomotq, Kohei ^a  

^a NTT Network Service Systems Laboratories   (Japan)

Author keywords

Burst; Network; STM; Switch; Traffic

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; CONGESTION CONTROL (COMMUNICATION); NETWORK PROTOCOLS; OPTICAL COMMUNICATION; OPTICAL SWITCHES; TELECOMMUNICATION TRAFFIC; WORLD WIDE WEB;

DYNAMIC TRANSFER MODE (DTM); INTERNET PROTOCOL (IP); SYNCHRONOUS TRANSFER MODE (STM);

FIBER OPTIC NETWORKS;

EID: 0032653280     PISSN: 09168516     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. "http://www. mit. edu/people/mkgray/net"
2. S.R. Amstuts, "Burst switching-An introduction," IEEE Commun. Mag. , Nov. 1983.
3. S.R. Amstuts, "Burst switching-An update," IEEE Commun. Mag. , Nov. 1989.
4. C. Bohm, M. Hidcll, P. Lindgren, L. Ramfelt, and P. Sjödin, "Fast circuit switching for the next generation of high performance networks," IEEE J. Select. Areas Commun. , vol. 14, no. 2, pp. 298-305, Feb. 199G.
5. J.P. Coudrcuse and M. Servcl, "Prelude: An asynchronous time-division switched network," Proc. IEEE ICC '87, Seattle, June 1987.
6. T.H. Cormen, C. E. Leiserson, and R. L. Rivest, "Introduction to Algorithms," McGraw-Hill, 1990.
7. E. Gelenbe and I. Mitrani, "Analysis and Synthesis of Computer Systems," Academic Press, 1980.
8. D.P. Tranchier, P. E. Boyer, Y. M. Rouaud, and J. Y. Mazeas, "Fast bandwidth allocation in ATM networks," Proc. ISS'92, pp. 7-11, 1992.
9. II. Suzuki and F. A. Tobagi, "Fast bandwidth reservation scheme with multi-link fc multi-path routing in ATM networks," Proc. IEEE INFOCOM'92, pp. lOA. 2. 1-10A. 2. 8, 1992.
10. S. Kikuchi and N. Yamanaka, "An expandable time-division circuit switching LSI and network architecture for broadband ISDN," IEEE J. Select. Area Commun. , vol. 14, no. 2, pp. 328-330, 199G.
11. Y. Ohtomo, S. Yasuda, M. Nogawa, J. Inoue, K. Yamakoshi, H. Sawada, M. Ino, S. Hiro, Y. Sato, Y. Takei, T. Watanabe, and K. Takeya, "A 40 Gb/s 8x8 ATM switch LSI using 0. 25 /un CMOS/SI max," Proc. IEEE SSSCC, pp. 154155, 1997.