A high level FPGA-based abstract machine for image processing

Journal of Systems Architecture

Volumn 45, Issue 10, 1999, Pages 809-824

  Bouridane, A ^a   Crookes, D ^a   Donachy, P ^a   Alotaibi, K ^a   Benkrid, K ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

Custom computing; Digital image processing; FPGA's; High performance architectures

Indexed keywords

ALGORITHMS; COMPUTER SYSTEMS PROGRAMMING; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE PROCESSING; RESPONSE TIME (COMPUTER SYSTEMS);

ABSTRACT MACHINES; CUSTOM COMPUTING; HIGH PERFORMANCE ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 0032652957     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(98)00040-X     Document Type: Article

References (22)

1. H.C. Webber (Ed.), Image processing and transputers, IOS Press, 1992.
2. Rajan K., Sangunni K.S., Ramakrishna J. Dual-DSP systems for signal and image-processing. Microprocessing & Microsystems. 17(9):1993;556-560.
3. T. Akiyama, H. Aono, K. Aoki et al., MPEG2 video codec using Image compression DSP, IEEE Transactions on consumer electronics 40 (3) (1994) 466-472.
4. J.M. Arnold, D.A. Buell, E.G. Davis, Splash-2, Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, ACM Press, New York, 1992, pp. 316-324.
5. Gigaops Ltd., The G-800 System, 2374 Eunice St. Berkeley, CA 94708.
6. Chan S.C., Ngai H.O., Ho K.L. A programmable image processing system using FPGAs. International Journal of Electronics. 75(4):1993;725-730.
7. G. Hamid, An FPGA-Based coprocessor for image processing, IEE Colloquium, Integrated Imaging Sensors and Processing, 1994, pp. 6/1-6/4.
8. P. Donachy, Design and implementation of a high level image processing machine using reconfigurable hardware, Ph.D. Thesis, Department of Computer Science, The Queen's University of Belfast, 1996.
9. J.A. Steele, An abstract machine approach to environments for image interpretation on transputers, Ph.D. Thesis, The Queens' University of Belfast, 1994.
10. Crookes D., Morrow P.J., McParland P.J. IAL: A parallel image processing programming language. IEE Proceedings. 137(3):1990;176-182.
11. Brown T.J., Crookes D. A high level language for image processing. Image and Vision Computing. 12(2):1994;67-79.
12. Ritter G.X., Wilson J.N., Davidson J.L. Image Algebra: An overview. Computer Vision, Graphics and Image Processing. 49:1990;297-331.
13. Plessey, PDSP16488 Single Chip Convolver with integral line delay, Technical report, Plessey Semiconductors Ltd., Cheney Manor, Swindon, Wiltshire SN2 2QW, UK, 1988.
14. R.G. Shoup, Parameterised Convolution Filtering in an FPGA, More FPGAs, W. Moore, W. Luk (Eds.), Abington EE&CS Books, 1994, pp. 274.
15. W. Kamp, H. Kunemund, Soldner, H. Hofer, Programmable 2D linear filter for video applications, IEEE journal of Solid State Circuits (1990) 735-740.
16. Hecht V., Ronner K., Pirsch P. A defect-tolerant systolic array implementation for real-time image processing. Journal of VLSI signal processing. 5:1993;37-47.
17. Phatak D., Koren I. Hybrid signed-digit number systems: A unified framework for redundant number representations with bounded carry propagation chains. IEEE Computer. 43(8):1994;880-891.
18. Woods R.F., McCanny J.V. Design of a high performance IIR digital filter chip. IEE Proceedings-E. 139(3):1992;195-202.
19. J. Moran, I. Rios, J. Meneses, Signed Digit Arithmetic on FPGAs, More FPGAs, W. Moore, W. Luk (Eds.), Abington EE&CS Books, 1994, pp. 250.
20. Ercegovac M., Lang T. Fast multiplication without carry-propagate addition. IEEE Computer. 39(11):1990;1385-1390.
21. J. Duprat, Y. Herreros, J. Muller, Some results about on-line computation of function, Ninth Symposium on Computer Arithmetic, Santa Monica, 1989.
22. K. Alotaibi, D. Crookes, A. Bouridane, An FPGA environment for image processing applications, Proceedings of IMVIP-97 1 (1997) 171-184.