Static tiling for heterogeneous computing platforms

Parallel Computing

Volumn 25, Issue 5, 1999, Pages 547-568

  Boulet, Pierre ^a   Dongarra, Jack ^b,c   Robert, Yves ^d   Vivien, Frédéric ^e  

^a UNIV LILLE   (France)

^b University of Tennessee Knoxville   (United States)

^c OAK RIDGE NATIONAL LABORATORY   (United States)

^d UNIV LYON   (France)

^e UNIVERSITÉ DE STRASBOURG   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER WORKSTATIONS; MICROPROCESSOR CHIPS;

STATIC TILING TECHNIQUES;

PARALLEL PROCESSING SYSTEMS;

EID: 0032648736     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(99)00012-5     Document Type: Article

References (23)

1. Agarwal A., Kranz D.A., Natarajan V. Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors. IEEE Transactions on Parallel Distributed Systems. 6(9):1995;943-962.
2. Anastasiadis S., Sevcik K.C. Parallel application scheduling on network of workstations. Journal of Parallel and Distributed Computing. 43:1997;109-124.
3. R. Andonov, H. Bourzoufi, S. Rajopadhye, Two-dimensional orthogonal tiling: from theory to practice, in: International Conference on High Performance Computing (HiPC), IEEE Computer Society Press, Trivandrum, India, 1996, pp. 225-231.
4. Andonov R., Rajopadhye S. Optimal orthogonal tiling of two-dimensional iterations. Journal of Parallel and Distributed Computing. 45(2):1997;159-165.
5. F. Berman, High-performance schedulers, in: I. Foster, C. Kesselman (Eds.), The Grid: Blueprint for a New Computing Infrastructure, Morgan-Kaufmann, CA, 1998, pp. 279-309.
6. Boulet P., Darte A., Risset T., Robert Y. (Pen)-ultimate tiling? Integration, the VLSI Journal. 17:1994;33-51.
7. A.J. Brentjes, Multi-dimensional continued fraction algorithms, Mathematisch Centrum, Amsterdam, 1981.
8. P.Y. Calland, J. Dongarra, Y. Robert, Tiling with limited resources, in: L. Thiele, J. Fortes, K. Vissers, V. Taylor, T. Noll, J. Teich (Eds.), Application Specific Systems, Achitectures and Processors, ASAP'97, Extended version available on the WEB at http://www.ens-lyon.fr/~yrobert, IEEE Computer Society Press, Silver Spring, MD, 1997, pp. 229-238.
9. Chen Y.-S., Wang S.-D., Wang C.-M. Tiling nested loops into maximal rectangular blocks. Journal of Parallel and Distributed Computing. 35(2):1996;123-132.
10. Choi J., Demmel J., Dhillon I., Dongarra J., Ostrouchov S., Petitet A., Stanley K., Walker D., Whaley R.C. ScaLAPACK: A portable linear algebra library for distributed memory computers - design issues and performance. Computer Physics Communications. 97:1996;1-15.
11. Ph. Chretienne, Task scheduling over distributed memory machines, in: M. Cosnard, P. Quinton, M. Raynal, Y. Robert (Eds.), Parallel and Distributed Algorithms, North Holland, Amsterdam, 1989, pp. 165-176.
12. Cierniak M., Zaki M.J., Li W. Scheduling algorithms for heterogeneous network of workstations. The Computer Journal. 40(6):1997;356-372.
13. Darte A., Silber G.-A., Vivien F. Combining retiming and scheduling techniques for loop parallelization and loop tiling. Parallel Processing Letters. 7(4):1997;379-392.
14. Dongarra J.J., Walker D.W. Software libraries for linear algebra computations on high performance computers. SIAM Review. 37(2):1995;151-180.
15. I. Foster, C. Kesselman (Eds.), The Grid: Blueprint for a New Computing Infrastructure, Morgan-Kaufmann, CA, 1998.
16. K. Högstedt, L. Carter, J. Ferrante, Determining the idle time of a tiling, in: Principles of Programming Languages, Extended version available as Technical Report UCSD-CS96-489 and on the WEB at http://www.cse.ucsd.edu/~carter, ACM Press, New York, 1997, pp. 160-173.
17. F. Irigoin, R. Triolet, Supernode partitioning, in: Proceedings of the 15th Annual ACM Symposium on Principles of Programming Languages, San Diego, CA, January 1988, pp. 319-329.
18. A.W. Lim, M.S. Lam, Maximizing parallelism and minimizing synchronization with affine transforms, in: Proceedings of the 24th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, ACM Press, New York, January 1997, pp. 201-214.
19. H. Ohta, Y. Saito, M. Kainaga, H. Ono, Optimal tile size adjustment in compiling general DOACROSS loop nests, in: International Conference on Supercomputing, ACM Press, New York, 1995, pp. 270-279.
20. P. Pacheco, Parallel programming with MPI, Morgan Kaufmann, CA, 1997.
21. Ramanujam J., Sadayappan P. Tiling multidimensional iteration spaces for multicomputers. Journal of Parallel and Distributed Computing. 16(2):1992;108-120.
22. M.E. Wolf, M.S. Lam, A data locality optimizing algorithm, in: SIGPLAN Conference on Programming Language Design and Implementation, ACM Press, New York, 1991, pp. 30-44.
23. Wolf M.E., Lam M.S. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel Distributed Systems. 2(4):1991;452-471.