A new pwm method to reduce beat phenomenon in large-capacity inverters with low switching frequency

IEEE Transactions on Industry Applications

Volumn 35, Issue 3, 1999, Pages 606-612

  Iwaji, Yoshitaka ^a   Sukegawa, Takashi ^a  

^a HITACHI LTD   (Japan)

Author keywords

Beat phenomenon; Gate turn off thyristor inverters; Pulsewidth modulation; Subharmonic method

Indexed keywords

ERROR ANALYSIS; HARMONIC ANALYSIS; PULSE WIDTH MODULATION; THYRISTORS;

BEAT PHENOMENON; SUBHARMONIC METHOD;

ELECTRIC INVERTERS;

EID: 0032648411     PISSN: 00939994     EISSN: None     Source Type: Journal    
DOI: 10.1109/28.767011     Document Type: Article

References (7)

1. J. C. Salmon et at. A 3-phase PWM strategy using a stepped reference waveform in Conf. Rec. IEEE-IAS Annu. Meeting 1989 pp. 753-759.
2. K. Taniguchi et al. Output frequency limitation of asynchronous PWM method in Conf. Rec. IEEJ Nat. Conv. 1988 pp. 636-637.
3. A. Nabae et al. A new neutral-point-clamped PWM inverter IEEE Trans. Ind. Applicat. vol. IA-17 pp. 518-523 Sept./Oct. 1981.
4. B. Velaerts et al. A novel approach to the generation and optimization of three-level PWM wave forms in Conf. Rec. PESC'88 1988 pp. 1255-1262.
5. S.Tanaka et al. Consideration on PWM control for neutral point clamped inverters in Conf. Rec. IAS Japan Conf. 1992 pp. 356-361.
6. S. Fukuda et al. Introduction of the harmonic distortion determining factor and its application to evaluating real time PWM inverters in Conf. Rec. IEEE-IAS Annu. Meeting 1993 pp. 1130-1135.
7. Y. Iwaji et al. A new PWM scheme for low switching frequency operation in Conf. Rec. IEEJ Nat. Conv. 1996 pp. 4-133-4-134.