|
Volumn 5, Issue , 1999, Pages
|
Chaotic generation of PN sequences: A VLSI implementation
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BINARY PSEUDO-NOISE (PN) SEQUENCES;
COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD);
CHAOS THEORY;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
CORRELATION METHODS;
DIFFERENCE EQUATIONS;
ELECTRIC NETWORK ANALYSIS;
ELECTRIC NETWORK TOPOLOGY;
LOGIC DEVICES;
RANDOM PROCESSES;
VLSI CIRCUITS;
SPURIOUS SIGNAL NOISE;
|
EID: 0032626816
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Article |
Times cited : (19)
|
References (10)
|