-
2
-
-
0024612456
-
Short-channel effect in fully depleted SOI MOSFET's,"
-
vol. 36, pp. 39902, Feb. 1989.
-
K. K. Young, "Short-channel effect in fully depleted SOI MOSFET'sIEEE Trans. Electron Devices, vol. 36, pp. 39902, Feb. 1989.
-
IEEE Trans. Electron Devices
-
-
Young, K.K.1
-
3
-
-
0025486394
-
Two-dimensional analytic modeling of very thin SOI MOSFET's,"
-
vol. 37, pp. 1999-2006, Sept. 1990.
-
J. C. S. Woo, K. W. Terrill, and P. K. Vasudev, "Two-dimensional analytic modeling of very thin SOI MOSFET'sIEEE Trans. Electron Devices, vol. 37, pp. 1999-2006, Sept. 1990.
-
IEEE Trans. Electron Devices
-
-
Woo, J.C.S.1
Terrill, K.W.2
Vasudev, P.K.3
-
4
-
-
0028372002
-
Shortchannel models and scaling limits of SOI and Bulk-MOSFET's,"
-
vol. 29, pp. 122-125, Feb. 1994.
-
B. Agrawal, V. K. De, J. M. Pimbley, and J. D. Meindl, "Shortchannel models and scaling limits of SOI and Bulk-MOSFET'sIEEE J. Solid-State Circuits, vol. 29, pp. 122-125, Feb. 1994.
-
IEEE J. Solid-State Circuits
-
-
Agrawal, B.1
De K, V.2
Pimbley, J.M.3
Meindl, J.D.4
-
5
-
-
0029406130
-
Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET's,"
-
vol. 42, pp. 1949-1954, Nov. 1995.
-
S. R. Banna, P. C. H. Chan, P. K. Ko, C. T. Nguyen, and M. Chan, "Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET'sIEEE Trans. Electron Devices, vol. 42, pp. 1949-1954, Nov. 1995.
-
IEEE Trans. Electron Devices
-
-
Banna, S.R.1
Chan, P.C.H.2
Ko, P.K.3
Nguyen, C.T.4
Chan, M.5
-
6
-
-
0030384831
-
Channel-drain lateral profile engineering for advanced CMOS on ultrathin SOI technologyin
-
1996, pp. 100-101.
-
A. O. Adan, S. Kaneko, T. Naka, D. Urabe, K. Higashi, and A. Kagisawa, "Channel-drain lateral profile engineering for advanced CMOS on ultrathin SOI technologyin IEEE Int. SOI Conf., Oct. 1996, pp. 100-101.
-
IEEE Int. SOI Conf., Oct.
-
-
Adan, A.O.1
Kaneko, S.2
Naka, T.3
Urabe, D.4
Higashi, K.5
Kagisawa, A.6
-
7
-
-
0027187367
-
Threshold voltage model for deep submicrometer MOSFET's,"
-
vol. 40, p. 86, Jan. 1993.
-
Z. H. Eiu, C. H. Hu, J. H. Huang, T. Y. Chan, M. C. Jeng, P. K. Ko, and Y. C. Cheng, "Threshold voltage model for deep submicrometer MOSFET'sIEEE Trans. Electron Devices, vol. 40, p. 86, Jan. 1993.
-
IEEE Trans. Electron Devices
-
-
Eiu, Z.H.1
Hu, C.H.2
Huang, J.H.3
Chan, T.Y.4
Jeng, M.C.5
Ko, P.K.6
Cheng, Y.C.7
-
8
-
-
0022290066
-
Halo doping effects in submicron DI-EDD device designin
-
1985, pp. 230-233.
-
C. Codella and S. Ogura, "Halo doping effects in submicron DI-EDD device designin IEDM Tech. Dig., 1985, pp. 230-233.
-
IEDM Tech. Dig.
-
-
Codella, C.1
Ogura, S.2
-
9
-
-
0029720159
-
Reverse short-channel effects and channel-engineering in deep-submicron MOSFET's: Modeling and optimizationin 1996
-
B. Yu, E. Nowak, K. Noda, and C. Hu, "Reverse short-channel effects and channel-engineering in deep-submicron MOSFET's: Modeling and optimizationin 1996 VLSI Symp. Dig., pp. 162-163.
-
VLSI Symp. Dig., Pp. 162-163.
-
-
Yu, B.1
Nowak, E.2
Noda, K.3
Hu, C.4
-
10
-
-
0026172212
-
Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's,"
-
vol. 38, pp. 1384-1391, June 1991.
-
J.-Y. Choi and J. G. Possum, "Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET'sIEEE Trans. Electron Devices, vol. 38, pp. 1384-1391, June 1991.
-
IEEE Trans. Electron Devices
-
-
Choi, J.-Y.1
Possum, J.G.2
-
11
-
-
0028444895
-
Hot-carrier effects in thin-film fully depleted SOI MOSFET's,"
-
vol. 15, pp. 218-220, June 1994.
-
Z. J. Ma, H. J. Wann, M. Chan, J. C. King, Y. C. Cheng, P. K. Ko, and C. Hu, "Hot-carrier effects in thin-film fully depleted SOI MOSFET'sIEEE Electron Device Lett., vol. 15, pp. 218-220, June 1994.
-
IEEE Electron Device Lett.
-
-
Ma, Z.J.1
Wann, H.J.2
Chan, M.3
King, J.C.4
Cheng, Y.C.5
Ko, P.K.6
Hu, C.7
-
12
-
-
84954108170
-
Non-local impact ionization in silicon devicesin
-
1991, pp. 127-130.
-
J. W. Slotboom, G. Streutker, M. J. v. Dort, P. H. Woerlee, A. Pruijimboom, and D. J. Gravesteijn, "Non-local impact ionization in silicon devicesin IEDM Tech. Dig., 1991, pp. 127-130.
-
IEDM Tech. Dig.
-
-
Slotboom, J.W.1
Streutker, G.2
V Dort, M.J.3
Woerlee, P.H.4
Pruijimboom, A.5
Gravesteijn, D.J.6
-
13
-
-
0028758551
-
Monte Carlo study of impact ionization phenomena in small geometry MOSFET'sin
-
1994, pp. 355-358.
-
K. Taniguchi, M. Yamaji, K. Sonoda, T. Kunikiyo, and C. Hamaguchi, "Monte Carlo study of impact ionization phenomena in small geometry MOSFET'sin IEDM Tech. Dig., 1994, pp. 355-358.
-
IEDM Tech. Dig.
-
-
Taniguchi, K.1
Yamaji, M.2
Sonoda, K.3
Kunikiyo, T.4
Hamaguchi, C.5
-
14
-
-
0029369753
-
A simple model for substarte current characteristics in shortchannel ultrathin-film metal-oxide-semiconductor field-effect transistors by separation by implanted oxygen,"
-
vol. 34, pp. 4722727, 1995.
-
Y. Omura, "A simple model for substarte current characteristics in shortchannel ultrathin-film metal-oxide-semiconductor field-effect transistors by separation by implanted oxygenJpn. J. Appl. Phys., vol. 34, pp. 4722727, 1995.
-
Jpn. J. Appl. Phys.
-
-
Omura, Y.1
-
15
-
-
0031100010
-
An advanced shallow SIMOX/CMOS technology for high-performance portable systems,"
-
vol. E80-C, no. 3, pp. 40716, 1997.
-
A. O. Adan, T. Naka, S. Kaneko, D. Urabe, K. Higashi, Y. Fukushima, S. Takamatsu, S. Hideshima, and A. Kagisawa, "An advanced shallow SIMOX/CMOS technology for high-performance portable systemsIEICE Trans. Electron, vol. E80-C, no. 3, pp. 40716, 1997.
-
IEICE Trans. Electron
-
-
Adan, A.O.1
Naka, T.2
Kaneko, S.3
Urabe, D.4
Higashi, K.5
Fukushima, Y.6
Takamatsu, S.7
Hideshima, S.8
Kagisawa, A.9
-
16
-
-
0032070737
-
Three mechanisms determining short-channel effects in fully-depleted SOI MOSFET's,"
-
vol. 45, pp. 1116-1121, May 1998.
-
T. Tsuchiya, Y. Sato, and M. Tomizawa, "Three mechanisms determining short-channel effects in fully-depleted SOI MOSFET'sIEEE Trans. Electron Devices, vol. 45, pp. 1116-1121, May 1998.
-
IEEE Trans. Electron Devices
-
-
Tsuchiya, T.1
Sato, Y.2
Tomizawa, M.3
-
17
-
-
0028743284
-
A roomtemperature 0. l-//m CMOS on SOI,"
-
vol. 41, pp. 2405-2412, Dec. 1994.
-
G. G. Shahidi, C. A. Anderson, B. A. Chappell, T. I. Chappell, J. H. Comfort, B. Davari, R. H. Dennard, R. E. French, P. A. McFarland, J. S. Neely, T. H. Ning, M. R. Polcari, and J. D. Warnock, "A roomtemperature 0. l-//m CMOS on SOIIEEE Trans. Electron Devices, vol. 41, pp. 2405-2412, Dec. 1994.
-
IEEE Trans. Electron Devices
-
-
Shahidi, G.G.1
Anderson, C.A.2
Chappell, B.A.3
Chappell, T.I.4
Comfort, J.H.5
Davari, B.6
Dennard, R.H.7
French, R.E.8
McFarland, P.A.9
Neely, J.S.10
Ning, T.H.11
Polcari, M.R.12
Warnock, J.D.13
-
18
-
-
0029393987
-
New hot-carrier degradation mode in thin-film SOI nMOSFET's,"
-
vol. 16, pp. 42729, Oct. 1995.
-
T. Tsuchiya and T. Ohno, "New hot-carrier degradation mode in thin-film SOI nMOSFET'sIEEE Electron Device Lett., vol. 16, pp. 42729, Oct. 1995.
-
IEEE Electron Device Lett.
-
-
Tsuchiya, T.1
Ohno, T.2
-
19
-
-
0029491616
-
Suppression of the parasitic-bipolar effect in ultra-thin-film nMOSFET's/SIMOX by Ar ion implantation into source/drain regionsin
-
1995, pp. 627-630
-
T. Ohno, M. Takahashi, A. Ohtaka, Y. Sakakibara, and T. Tsuchiya, "Suppression of the parasitic-bipolar effect in ultra-thin-film nMOSFET's/SIMOX by Ar ion implantation into source/drain regionsin" IEDM Tech. Dig., 1995, pp. 627-630.
-
IEDM Tech. Dig.
-
-
Ohno, T.1
Takahashi, M.2
Ohtaka, A.3
Sakakibara, Y.4
Tsuchiya, T.5
-
20
-
-
0012301123
-
Body self bias in fully depleted and nonfully depleted SOI devicesin
-
1994, pp. 65-66.
-
K. Hui, M. Chan, F. Assaderaghi, C. Hu, and P. K. Ko, "Body self bias in fully depleted and nonfully depleted SOI devicesin" IEEE Int. SOI Conf.. Oct. 1994, pp. 65-66.
-
IEEE Int. SOI Conf.. Oct.
-
-
Hui, K.1
Chan, M.2
Assaderaghi, F.3
Hu, C.4
Ko, P.K.5
-
21
-
-
0029536550
-
Band-gap engineering technology for suppressing the substrate floating-effect in 0.l5-/j,m SOI-MOSFET's
-
1995, pp. 80-81.
-
M. Yoshimi, A. Nishiyama, M. Terauchi, O. Arisumi, A. Murakoshi, Y. Ushiku, S. Terano, and K. Suzuki, "Band-gap engineering technology for suppressing the substrate floating-effect in 0.l5-/j,m SOI-MOSFET's" in IEEE Int. SOI Conf., Oct. 1995, pp. 80-81.
-
IEEE Int. SOI Conf., Oct.
-
-
Yoshimi, M.1
Nishiyama, A.2
Terauchi, M.3
Arisumi, O.4
Murakoshi, A.5
Ushiku, Y.6
Terano, S.7
Suzuki, K.8
|