|
Volumn , Issue , 1998, Pages 69-73
|
Synthesis of BIST hardware for performance testing of MCM interconnections
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
BUILT-IN SELF TEST;
INTERCONNECTION NETWORKS;
MULTICHIP MODULES;
OPTIMIZATION;
SHIFT REGISTERS;
PRECHARACTERIZED TEST PATTERN GENERATORS (P-TPG);
COMPUTER TESTING;
|
EID: 0032315856
PISSN: 10923152
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/288548.288562 Document Type: Conference Paper |
Times cited : (2)
|
References (16)
|