Two-dimensional rank-order filter by using max-min sorting network

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 8, Issue 8, 1998, Pages 941-946

  Lin, Ching C ^a   Kuo, Chung J ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Block processing; Max min sorting network; Rank order filter

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; IMAGE ENHANCEMENT; TWO DIMENSIONAL; VLSI CIRCUITS;

BLOCK PROCESSING; MAX-MIN SORTING NETWORK; RANK ORDER FILTER;

DIGITAL FILTERS;

EID: 0032254984     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.736722     Document Type: Article

References (11)

1. C. G. Boncelet, Jr., "Recursive algorithm and VLSI implementations for median filtering," in Proc. 1988 IEEE Int. Symp. Circuits Syst., June 1988.
2. C. Chakrabarti and L. Y. Wang, "Novel sorting network-based architectures for rank order filters," IEEE Trans. VLSI Syst., vol. 2, pp. 502-507, Dec. 1994.
3. K. Chen, "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions," IEEE Trans. Circuits Syst., pp. 785-794, June 1989.
4. M. R. Hakami, P. J. Warter, and C. G. Boncelet, Jr., "A new VLSI architecture suitable for multidimensional order statistic filtering," IEEE Trans. Signal Processing, vol. 42, pp. 991-993, Apr. 1994.
5. M. Hakami, P. Warter, C. Boncelet, and D. Nassimi., VLSI Architectures for Recursive and Multiple-Window Order Statistic Filtering. IEEE Computer Society Press, 1992, pp. 294-297.
6. C. Y. Lee, P. W. Hsieh, and J. M. Tsai, "High-speed median filter design using shiftable content-addressable memory," IEEE Trans. Circuits Syst. Video Technol., vol. 4, pp. 544-549, Dec. 1994.
7. C. C. Lin and C. J. Kuo, "A note on 'On the VLSI implementation of real-time order statistic filter,'" IEEE Trans. Signal Processing, vol. 44, pp. 1314-1315, May 1996.
8. K. J. Liszka and K. E. Batcher, "A modulo merge sorting network," Proc. IEEE, pp. 164-169, 1992.
9. L. E. Lucke and K. K. Parhi, "Parallel processing architectures for rank order and stack filters," IEEE Trans. Signal Processing, vol. 42, pp. 1178-1189, May 1994.
10. D. S. Richards, "VLSI median filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 145-153, Jan. 1990.
11. Data book of CCL 0.8 μm SPDM CMOS Cell Library, ITRI/CCL, 1994.