Accelerating run-time reconfiguration on custom computing machines

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3461, Issue , 1998, Pages 595-607

  Heron, J P ^a   Woods, R F ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

Arithmetic operations; Custom computing; FPGAs; Run time reconfiguration; XC6200

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DIVIDING CIRCUITS (ARITHMETIC); FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; MULTIPLYING CIRCUITS;

CUSTOM COMPUTING MACHINES;

DIGITAL ARITHMETIC;

EID: 0032224471     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.325718     Document Type: Conference Paper

References (19)

1. Configurable computing
2. A dynamic reconfiguration run-time system
3. A framework for developing parameterised FPGA libraries
4. Advances in adaptive signal processing: Totally adaptive systems
5. Automated target recognition on splash 2
6. Mapping applications to the RaPiD configurable architecture
7. Design methodologies for partially reconfigured systems
8. Applying an XC6200 to real-time image processing
9. Automating production of run-time reconfigurable designs
10. Configuration compression for the Xilinx XC6200 FPGA
11. A FCCM system for fast partial reconfiguration