SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

IEEE Transactions on Computers

Volumn 47, Issue 11, 1998, Pages 1216-1222

Powering by a table look-up and a multiplication with operand modification

(1) Takagi, Naofumi a,b

a IEEE

b NAGOYA UNIVERSITY (Japan)

Author keywords

Computer arithmetic; Division; Multiplier; Powering; Square rooting

Indexed keywords

APPROXIMATION THEORY; DIGITAL ARITHMETIC; MATHEMATICAL OPERATORS; MULTIPLYING CIRCUITS; PIECEWISE LINEAR TECHNIQUES;

OPERANDS;

COMPUTATION THEORY;

EID: 0032206193 PISSN: 00189340 EISSN: None Source Type: Journal
DOI: 10.1109/12.736432 Document Type: Article

Times cited : (42)

References (10)

1
- 0030650903
- Generating a Power of an Operand by a Table Look-Up and a Multiplication
- July
- N. Takagi, "Generating a Power of an Operand by a Table Look-Up and a Multiplication," Proc. 13th Symp. Computer Arithmetic, pp. 126-131, July 1997.
- (1997) Proc. 13th Symp. Computer Arithmetic , pp. 126-131
- Takagi, N.¹

2
- 0004276254
- G. Dahlquist, A. Bjorck, and N. Anderson, eds. Prentice Hall
- Numerical Methods, G. Dahlquist, A. Bjorck, and N. Anderson, eds. Prentice Hall, 1974.
- (1974) Numerical Methods

3
- 0024626778
- An Interpolating Memory Unit for Function Evaluation: Analysis and Design
- Mar.
- A.S. Noetzel, "An Interpolating Memory Unit for Function Evaluation: Analysis and Design," IEEE Trans. Computers, vol. 38, no. 3, pp. 377-384, Mar. 1997.
- (1997) IEEE Trans. Computers , vol.38 , Issue.3 , pp. 377-384
- Noetzel, A.S.¹

4
- 85215484544
- "Multiple/ Divide Unit," U.S. Patent 4337519, June 1982
- T. Nishimoto, "Multiple/ Divide Unit," U.S. Patent 4337519, June 1982.
- Nishimoto, T.¹

5
- 33747142376
- Doctoral dissertation, Dept. of Information Science, Kyoto Univ., Aug.
- N. Takagi, "Studies on Hardware Algorithms for Arithmetic Operations with a Redundant Binary Representation," Doctoral dissertation, Dept. of Information Science, Kyoto Univ., Aug. 1987.
- (1987) Studies on Hardware Algorithms for Arithmetic Operations with a Redundant Binary Representation
- Takagi, N.¹

6
- 0026375799
- Arithmetic Unit Based on a High Speed Multiplier with a Redundant Binary Addition Tree
- July
- N. Takagi, "Arithmetic Unit Based on a High Speed Multiplier with a Redundant Binary Addition Tree," Proc. SPIE, vol. 1,566, pp. 244-251, July 1991.
- (1991) Proc. SPIE , vol.1566 , pp. 244-251
- Takagi, N.¹

7
- 0029236486
- Redundant Binary Booth Recoding
- July
- C.N. Lyu and D.W. Matula, "Redundant Binary Booth Recoding," Proc. 12th Symp. Computer Arithmetic, pp. 50-57, July 1995.
- (1995) Proc. 12th Symp. Computer Arithmetic , pp. 50-57
- Lyu, C.N.¹ Matula, D.W.²

8
- 0031121478
- Efficient Initial Approximation for Multiplicative Division and Square Root by a Multiplication with Operand Modification
- Apr.
- M. Ito, N. Takagi, and S. Yajima, "Efficient Initial Approximation for Multiplicative Division and Square Root by a Multiplication with Operand Modification," IEEE Trans. Computers, vol. 46, no. 4, pp. 495-498, Apr. 1997.
- (1997) IEEE Trans. Computers , vol.46 , Issue.4 , pp. 495-498
- Ito, M.¹ Takagi, N.² Yajima, S.³

9
- 0030652439
- Faithful Interpolation in Reciprocal Tables
- July
- D. DasSarma and D.W. Matula, "Faithful Interpolation in Reciprocal Tables," Proc. 13th Symp. Computer Arithmetic, pp. 82-91, July 1997.
- (1997) Proc. 13th Symp. Computer Arithmetic , pp. 82-91
- DasSarma, D.¹ Matula, D.W.²

10
- 0029224227
- Faithful Bipartite ROM Reciprocal Tables
- July
- D. DasSarma and D.W. Matula, "Faithful Bipartite ROM Reciprocal Tables," Proc. 12th Symp. Computer Arithmetic, pp. 17-28, July 1995.
- (1995) Proc. 12th Symp. Computer Arithmetic , pp. 17-28
- DasSarma, D.¹ Matula, D.W.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.