Exact minimization of binary decision diagrams using implicit techniques

IEEE Transactions on Computers

Volumn 47, Issue 11, 1998, Pages 1282-1296

  Oliveira, Arlindo L ^a,b   Carloni, Luca P ^a,c   Villa, Tiziano ^d   Sangiovanni Vincentelli, Alberto L ^a,c  

^a IEEE

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d NONE   (Italy)

Author keywords

Binary decision diagrams; Implicit logic computations; Incompletely specified finite state machines; Incompletely specified functions; Minimization of logic functions; State minimization

Indexed keywords

ALGORITHMS; BINARY CODES; COMPUTATIONAL METHODS; FORMAL LOGIC; OPTIMIZATION;

BINARY DECISION DIAGRAMS;

DECISION TABLES;

EID: 0032202219     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. A. Blumer, A. Ehrenfeucht, D. Haussler, and M.K. Warmuth, "Occam's Razor," Information Processing Letters, vol. 24, pp. 377-380, Apr. 1987.
2. K. Brace, R. Rudell, and R. Bryant, "Efficient Implementation of a BDD Package," Proc. Design Automation Conf., pp. 40-45, June 1990.
3. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic, 1984.
4. R. Bryant, "Graph Based Algorithm for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 8, pp. 667-691, Aug. 1986.
5. S.-C. Chang, D.I. Cheng, and M. Marek-Sadowska, "Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions," Proc. European Design and Test Conf., pp. 620-624, Mar. 1994.
6. O. Coudert, C. Berthet, and J.C. Madre, "Verification of Sequential Machines Using Functional Boolean Vectors," Proc. IFIP Int'l Workshop, Applied Formal Methods for Correct VLSI Design, Nov. 1989.
7. O. Coudert, C. Berthet, and J.C. Madre, "Verification of Synchronous Sequential Machines Based on Symbolic Execution," Proc. Workshop Automatic Verification Methods for Finite State Systems, pp. 365-373, June 1989.
8. A. Grasselli and F. Luccio, "A Method for Minimizing the Number of Internal States in Incompletely Specified Sequential Networks," IRE Trans. Electronic Computers, vol. 14, no. 3, pp. 350-359, June 1965.
9. K. Hirata, S. Shimozono, and A. Shinoara, "On the Hardness of Approximating the Minimum Consistent OBDD Problem," Proc. Fifth Scandinavian Workshop Algorithm Theory, July 1996.
10. T. Kam, T. Villa, R. Brayton, and A. Sangiovanni-Vincentelli, "A Fully Implicit Algorithm for Exact State Minimization," Proc. Design Automation Conf., pp. 684-690, June 1994.
11. T. Kam, T. Villa, R. Brayton, and A. Sangiovanni-Vincentelli, Synthesis of FSMs: Functional Optimization. Kluwer Academic, 1997.
12. L. Lavagno, P. McGeer, A. Saldanha, and A.L. Sangiovanni-Vincentelli, "Timed Shannon Circuits A Power-Efficient Design Style and Synthesis Tool," Proc. 32nd Design Automation Conf., pp. 254-260, June 1995.
13. A. Oliveira, L. Carloni, T. Villa, and A. Sangiovanni-Vincentelli, "Exact Minimization of Binary Decision Diagrams Using Implicit Techniques," Technical Report No. UCB/ ERL M96/16, Apr. 1996.
14. A.L. Oliveira, "Inductive Learning by Selection of Minimal Complexity Representations," PhD thesis, Univ. of California, Berkeley, Electronics Research Laboratory, College of Eng., Univ. of California, Berkeley, Dec. 1994. Memorandum No. UCB/ ERL M 94/ 97.
15. R. Ranjan, T. Shiple, and R. Hojati, "Exact Minimization of BDDs Using Don't Cares," EE290Is Project Report, May 1993.
16. M. Sauerhoff and I. Wegener, "On the Complexity of Minimizing the OBDD Size for Incompletely Specified Functions," Forschungsbericht Nr. 560, Universität Dortmund, 1994.
17. T. Shiple, R. Hojati, A. Sangiovanni-Vincentelli, and R. Brayton, "Heuristic Minimization of BDDs Using Don't Cares," Proc. Design Automation Conf., pp. 225-231, June 1994.
18. Y. Takenaga and S. Yajima, "NP-Completeness of Minimum Binary Decision Diagram Identification," Technical Report COMP 92-99, Inst. of Electronics, Information, and Comm. Engineers (of Japan), Mar. 1993.
19. H. Touati, H. Savoj, B. Lin, R.K. Brayton, and A. Sangiovanni-Vincentelli, "Implicit State Enumeration of Finite State Machines Using BDD's," Proc. Int'l Conf. Computer-Aided Design, pp. 130-133, Nov. 1990.