Self-routing event building on sorting network

Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

Volumn 416, Issue 1, 1998, Pages 127-135

  Kamiyamaguchi, J ^a   Tanaka, M ^b   Asano, Y ^a   Nagasaka, Y ^c  

^a UNIVERSITY OF TSUKUBA   (Japan)

^b HIGH ENERGY ACCELERATOR RESEARCH ORGANIZATION KEK   (Japan)

^c NAGASAKI INSTITUTE OF APPLIED SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPARATOR CIRCUITS; COMPUTER NETWORKS; DATA ACQUISITION; PERFORMANCE; SORTING;

EVENT BUILDING SYSTEMS;

DATA STORAGE EQUIPMENT;

EID: 0032183030     PISSN: 01689002     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0168-9002(98)00574-9     Document Type: Article

References (12)

1. M. Letheren et al., Switching techniques in data acquisition systems for future experiments, CERN-ECP-95-019, Oct. 1995.
2. B. Greiman, A scalable Fibre Channel Architecture for Event Building, Int. Data Acquisition Conf., 1994.
3. C.P. Bee et al., A scalable data taking system at a test beam for LHC, CERN LHCC 95-47, 1995.
4. D. Black et al., Results from a data acquisition system prototype project using a switch-based event builder, Fermilab-Conf-91-303, Nov. 1991, presented at IEEE Nuclear Science Symp.; E. Barsotti et al., A scalable parallel open architecture data acquisition system for low to high rate experiments, test beams and all SSC detectors, Fermilab-Pub-89/260, 1989.
5. RD24 collaboration, Application of the Scalable Coherent Interface for Data Acquisition at LHC, CERN/DRDC/ 91-45, 1991.
6. J.Y. Hui, Switching and Traffic Theory for Integrated Broadband Networks, Kluwer Academic Publishers, Dordrecht.
7. S.G. Akl, Parallel Sorting Algorithms, Academic Press, New York, 1988.
8. D. Bitton et al., ACM Comput. Surveys 16 (3) 287.
9. K.E. Batcher Sorting networks and their applications, AFIPS Spring Joint Comput. Conf, 32 (1983) 307.
10. J. Andersen et al., Scalable parallel open architecture data acquisition system, FNAL Design Report, 1 August, 1991.
11. Verilog HDL on Composer is used for system simulation, Composer is a CAE software produced by Cadense.
12. Synario is simulation, CAD and synthesizing software produced by DATA IO.