Synthesizing fast, online-testable control units

IEEE Design and Test of Computers

Volumn 15, Issue 4, 1998, Pages 36-41

  Hellebrand, Sybille ^{a,b,c,d,e,f,g}   Wunderlich, Hans Joachim ^a,b,d,f,h   Hertwig, Andre ^a,b  

^a UNIVERSITY OF STUTTGART   (Germany)

^b UNIVERSITY OF SIEGEN   (Germany)

^c UNIVERSITY OF REGENSBURG   (Germany)

^d UNIVERSITY OF KARLSRUHE   (Germany)

^e TIMA LABORATORY   (France)

^f IEEE

^g German Society for Computer Science   (Germany)

^h UNIVERSITY OF FREIBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BUILT-IN SELF TEST; COST EFFECTIVENESS; ERROR CORRECTION; ERROR DETECTION; FINITE AUTOMATA; ONLINE SYSTEMS; SEQUENTIAL MACHINES;

FINITE-STATE MACHINES; SELF-CHECKING BYPASS PIPELINE SYSTEMS;

PIPELINE PROCESSING SYSTEMS;

EID: 0032181620     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.735925     Document Type: Review

References (10)

1. P. Ashar, S. Devadas, and A.R. Newton, "Optimum and Heuristic Algorithms for an Approach to Finite-State Machine Decomposition, "IEEETrans. Computer-AidedDesign, Vol. 10, No. 3, Mar. 1991, pp. 296-310.
2. S. Hellebrand and H.-J. Wunderlich, "An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design, IEEE Computer Society Press, Los Alamitos, Calif., 1994, pp. 110-116.
3. S.C.-Y. Huang and W.H. Wolf, "Performance-Driven Synthesis in Controller-Datapath Systems," IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 1, Mar. 1994, pp. 68-80.
4. D.K. Pradhan, Fault-Tolerant Computer System Design, Prentice-Hall, Upper Saddle River, N.J., 1996.
5. T.R.N. Rao, Error Control Coding for Computer Systems, Prentice-Hall, Englewood Cliffs, N.J., 1989.
6. D.B. Armstrong, "A General Method of Applying Error Correction to Synchronous Digital Systems," Bell Systems Tech. J., Vol. 40, No. 2, Mar. 1961, pp. 577-593.
7. R. Leveugle and G. Saucier, "Optimized Synthesis of Concurrently Checked Controllers," IEEE Trans. Computers, Vol. 39, No. 4, Apr. 1990, pp. 419-425.
8. R.A. Parekhji, G. Venkatesh, and S.D. Sherlekar, "Concurrent Error Detection Using Monitoring Machines," IEEE Design & Test of Computers, Vol. 12, No. 3, Fall 1995, pp. 24-31.
9. A. Hertwig and H.-J. Wunderlich, "Fast Controllers for Data-Dominated Applications," Proc. European Design and Test Conference, IEEE CS Press, 1997, pp. 84-89.
10. T. Villa and A. Sangiovanni-Vincentelli, "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations," IEEE Trans. Computer-Aided Design, Vol. 9, No. 9, Sept. 1990, pp. 905-924.