Efficient VLSI for Lempel-Ziv compression in wireless data communication networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 3, 1998, Pages 475-483

  Jung, Bongjin ^b   Burleson, Wayne P ^a,c  

^a IEEE

^b Digital Semiconductor   (United States)

^c University of Massachusetts   (United States)

Author keywords

Data compression; Lempel Ziv encoding; Low power; Systolic array

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER ARCHITECTURE; DATA COMMUNICATION SYSTEMS; DATA COMPRESSION; ENCODING (SYMBOLS); INTEGRATED CIRCUIT LAYOUT; LOCAL AREA NETWORKS; MICROPROCESSOR CHIPS; PARALLEL ALGORITHMS; RANDOM ACCESS STORAGE; WIRELESS TELECOMMUNICATION SYSTEMS;

LEMPEL-ZIV (LZ)-BASED DATA COMPRESSION; LEMPEL-ZIV CODING ALGORITHM; SYNTHETIC RANDOM ACCESS MEMORY (SRAM);

VLSI CIRCUITS;

EID: 0032162921     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711318     Document Type: Article

References (14)

1. T. Burd, "Low power CMOS library design methodology," Master's thesis, Univ. of California, Berkeley.
2. T. C. Bell, J. G. Cleary, and I. H. Witten, Text Compression. Englewood Cliffs, NJ: Prentice-Hall, 1990.
3. S. Bunton and G. Borriello, "Practical dictionary management for hardware data compression," in Proc. 6th M.I.T. Conf., 1990, pp. 33-50.
4. W. P. Burleson and L. Scharf, "Input/output complexity of bit-level VLSI array architectures," in Proc. Asilomar Conf., 1989.
5. D. J. Craft, "ADLC and a pre-processor extension, BDLC, provide ultra fast compression for general-purpose and bit-mapped image data," in Proc. Data Compression Conf., 1995, p. 440.
6. T. Halfhill, "How safe is data compression," BYTE, pp. 56-74, Feb. 1994.
7. B. Jung, Y. Jeong, and W. P. Burleson, "Distributed control synthesis for data-dependent iterative algorithms," in Proc. IEEE Int. Conf. Application Specific Array Processors, 1994.
8. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.
9. E. Nusinov and J. Pasco-Anderson, "High-performance multi-channel data compression chip," in Proc. IEEE Custom Integrated Circuits Conf., 1994, pp. 203-206.
10. R. Ranganathan and S. Henriques, "High-speed VLSI design for Lempel-Ziv-based data compression," IEEE Trans. Circuits Syst., vol. 40, pp. 96-106, Feb. 1993.
11. J. Storer, J. H. Reif, and T. Markas, "A massively parallel VLSI design for data compression using a compact dynamic dictionary," in Proc. IEEE Workshop VLSI Signal Processing, 1990, pp. 329-338.
12. J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE Trans. Inform. Theory, vol. IT-23, no. 3, pp. 337-343, 1977.
13. _, "Compression of individual sequence via variable rate coding," IEEE Trans. Inform. Theory, vol. IT-24, pp. 530-536, 1978.
14. R. Zito-Wolf, "A systolic architecture for sliding-window data compression," in Proc. IEEE Workshop VLSI Signal Processing, 1992, pp. 339-351.