A compact model for multiterminal bipolar devices used in smart power applications

IEEE Transactions on Electron Devices

Volumn 45, Issue 9, 1998, Pages 2037-2046

  Speciale, Nicolo ^a   Leone, Alberto ^b   Graziano, Vito ^a   Privitera, Giuseppe ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC LOAD FLOW; INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR JUNCTIONS;

BIPOLAR JUNCTION TRANSISTOR; GUMMEL-POON MODEL; MULTITERMINAL BIPOLAR DEVICES; SMART POWER DEVICES; SUBSTRATE COLLECTOR JUNCTION;

BIPOLAR SEMICONDUCTOR DEVICES;

EID: 0032162558     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.711372     Document Type: Article

References (12)

1. R. Zambrano, G. Fallico, and G. Ferla, "High voltage 1C with vertical current flow and junction isolation, " in Proc. ESSDERC'89, 19th Europ. Solid State Device Research Conf., Berlin, Germany, Sept. 1989.
2. S. Palara, S. Sueri, D. Tagliavia, A. Galluzzo, M. Melito, and N. Aiello, "Modern electronic ignition in VIPower technology, " in Proc. 1993 Int. Symp. Power Semiconductor Devices, 1993, pp. 218-222.
3. P. Antognetti and G. Massobrio, Semiconductor Device Modeling with SPICE. New York: McGraw-Hill, 1988.
4. H. K. Gummel and H. C. Poon, "An integral charge-control model for bipolar transistor, " Bell Syst. Tech. J., vol. 49, pp. 827-851, 1970.
5. G. M. Kuli, L. W. Nagel, S. Lee, P. Lloyd, E. J. Prendergast and H. Dirks, "A unified circuit model for bipolar transistor including quasisaturation effects, " IEEE Trans. Electron Devices, vol. 32, pp. 1103-1113, June 1985.
6. H. C. de Graaff and F. M. Klaassen, Compact Transistor Modeling for Circuit Design. Berlin, Germany: Springer-Verlag, 1990.
7. C. McAndrew, J. Seitchik, D. Bowers, M. Dünn, M. Foisy, I. Getreu, M. McSwain, S. Moinian, J. Parker, P. van Wijnen, and L. Wagner, "Vbic95: An improved vertical, 1C bipolar transistor model, " in 1995 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1995, pp. 170-177.
8. N. Spéciale, G. Onofri, S. Graffi, G. Masetti, S. Palara, and G. Privitera, "A new DC model for five-terminals bipolar devices used in smartpower IC's, " in Proc. ISCAS'96, May 1996
9. N. Spéciale, A. Leone, S. Graffi, and G. Masetti, "A dynamic model for multiterminal bipolar devices used in smart-power applications, " in Proc. ESSDERC'96, 26th Europ. Solid State Device Res. Conf., Bologna, Italy, 1996, pp. 641-644.
10. I.E. Getreu, Modeling the Bipolar Transistor. Amsterdam, The Netherlands: Elsevier, 1978.
11. L. Ingber, "Very fast simulated re-annealing, " J. Math. Comput Mod., vol. 12, pp. 967-973, 1989.
12. D. MacSweeney, K. McCarthy, A. Mathewson, and B. Mason, "Improved modeling and parameter extraction for parasitic bjt devices in CMOS, " in IEE Colloq. Advanced MOS and Bipolar Devices, Feb. 1995, no. 6, pp. 61-68.