Computing support-minimal subfunctions during functional decomposition

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 3, 1998, Pages 354-363

  Legl, Christian ^a   Wurth, Bernd ^b   Eckl, Klaus ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

Programmable logic array; Technology mapping

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; COMPUTATIONAL METHODS; FUNCTION EVALUATION; ITERATIVE METHODS; RANDOM ACCESS STORAGE; SET THEORY; TABLE LOOKUP;

ROTH-KARP DECOMPOSITION TECHNIQUES; SUPPORT-MINIMAL SUBFUNCTIONS; SYNTHETIC RANDOM ACCESS MEMORY (SRAM);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0032162440     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711307     Document Type: Article

References (22)

1. R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Logic synthesis for programmable gate arrays," in Proc. 27th ACM/IEEE Design Automation Conf., DAC, June 1990, pp. 620-625.
2. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, "Optimum functional decomposition using encoding," in Proc. 31st ACM/IEEE Design Automation Conf., DAC, 1994, pp. 408-414.
3. Y.-T. Lai, M. Pedram, and S. Vrudhula, "BDD based decomposition of logic functions with application to FPGA synthesis," in Proc. 30st ACM/IEEE Design Automation Conf., DAC, June 1993, pp. 642-647.
4. J. Cong and Y. Ding, "Beyond the combinatorial limit in depth minimization for LUT-based FPGA design," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design ICCAD, 1993.
5. T. Sasao, Logic Synthesis and Optimization. New York: Kluwer Academic, 1993.
6. T.-T. Hwang, R. M. Owens, M. J. Irwin, and K. H. Wang, "Logic synthesis for field-programmable gate arrays," IEEE Trans. Computer-Aided Design, vol. 13, Oct. 1994.
7. B. Wurth, K. Eckl, and K. Antreich, "Functional multiple-output decomposition: Theory and an implicit algorithm," in Proc. 32nd ACM/IEEE Design Automation Conf., DAC, 1995, pp. 54-59.
8. T. Stanion and C. Sechen, "A method for finding good Ashenhurst decompositions and its application to FPGA synthesis," in Proc. 32nd ACM/IEEE Design Automation Conf, DAC, 1995, pp. 60-64.
9. W. Z. Shen, J.-D. Huang, and S.-M. Chao, "Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping," in Proc. 32nd ACM/IEEE Design Automation Conf., DAC, 1995, pp. 65-69.
10. J.-D. Huang, J.-Y. Jou, and W.-Z. Shen, "Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design ICCAD, Nov. 1995, pp. 359-363.
11. J. Cong and Y.-Y. Hwang, "Partially-dependent functional decomposition with applications in FPGA synthesis and mapping," in Fifth Int. Symp. Field-Programmable Gate Arrays, Feb. 1997.
12. Y.-T. Lai, K.-R. R. Pan, and M. Pedram, "OBDD - Based function decomposition: Algorithms and implementation," IEEE Trans. Computer-Aided Design, vol. 15, pp. 977-990, Aug. 1996.
13. J. P. Roth and R. M. Karp, "Minimization over Boolean graphs," IBM J., pp. 227-238, 1962.
14. H. A. Curtis, A New Approach to the Design of Switching Circuits. Princeton, NJ: D. Van Nostrand, 1962.
15. B. Wurth, K. Eckl, and K. Antreich, "Functional multiple-output decomposition for lookup-table based FPGA's," in Proc. Workshop Notes Int. Workshop Logic Synth. IWLS, CA, May 1995, pp. 9-26-9-37.
16. C. Legl, B. Wurth, and K. Eckl, "An implicit algorithm for support minimization during functional decomposition," in Proc. European Design Test Conf. ED&TC, Mar. 1996, pp. 412-417.
17. T. Kam, T. Villa, R. Brayton, and A. Sangiovanni-Vincentelli, "A fully implicit algorithm for exact state minimization," in Proc. 31st ACM/IEEE Design Automation Conf. DAC, 1994, pp. 684-690.
18. C. Legl, B. Wurth, and K. Eckl, "A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs," in Proc. 33rd ACM/IEEE Design Automation Conf., DAC, June 1996, pp. 730-733.
19. Xilinx Inc., The Programmable Logic Data Book, San Jose, CA, 1996.
20. M. Schlag, J. Kong, and P. K. Chan, "Routability-driven technology mapping for lookup table-based FPGA's," IEEE Trans. Computer-Aided Design, vol. 13, pp. 13-26, Jan. 1994.
21. Y.-T. Lai, K.-R. R. Pan, M. Pedram, and S. Sastry, "FGMap: A technology mapping algorithm for look-up table type FPGA's based on function graphs," in Proc. Workshop Notes Int. Workshop Logic Synth. IWLS, May 1993, pp. 9b1-9b4.
22. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis," Electron. Res. Lab., Memo. UCB/ERL M92/41, pp. 1-45, May 1992.