A dual-issue RISC processor for multimedia signal processing

IEICE Transactions on Electronics

Volumn E81-C, Issue 9, 1998, Pages 1374-1380

  Sato, Hisakazu ^a   Yoshida, Toyohiko ^a   Matsuo, Masahito ^a   Kengaku, Toru ^a   Tsuchihashi, Koji ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

DSP; Microprocessor; Multimedia; VLIW

Indexed keywords

DIGITAL SIGNAL PROCESSING; FIR FILTERS; MULTIMEDIA SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

MULTIMEDIA SIGNAL PROCESSING;

MICROPROCESSOR CHIPS;

EID: 0032156560     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. H. Sato, E. Holmann, T. Yoshida, M. Matsuo, ad T. Kengaku, A dual-issue RISC processor for multimedia sugnal processing, ICASSP'97, vol. 1, pp. 591-594, April 21-24, 1997.
2. K. Nadehara, M. Hayashida, and I. Kuroda, A lowpower, 32-bit RISC processor with signal processing capability and its multiply-adder, VLSI Signal Processing, VIII, pp. 51-60, Oct. 16-18, 1995.
3. A. Charnas, A. Dalai, P. deDood, P. Ferolito, B. Frederick, O. Geva, D. Greenhill, H. Hingarh, J. Kaku, L. Kohn, L. Lev, M. Levitt, R. Melanson, S. Mitra, R. Sundar, M. Tamjidi, P. Wang, D. Wendell, R. Yu, and G. Zyner, A 64b microporcessor with multimedia support, ISSCC Digest of Technical Papers, pp. 178-179, Feb. 1995.
4. R. Lee, Accelerating multimedia with enhanced microprocessors, IEEE Micro, vol. 15, pp. 22-32, April 1995.
5. O. Müller, A novel RISC microprocessor for embedded systems, IEICE Trans. Electron., vol. E75-C, pp. 1196-1201, Oct. 1992.
6. J. Turley, Hitachi adds FP, DSP units to superH chips, Microprocessor Report, vol.9, no. 16, pp. 10-11, Dec. 4, 1995.
7. D. Mansur, Future communications processors will fuse DSP and RISC, Electronic Design, pp. 99-102, Jan. 8, 1996.
8. M. Dolle, S. Jhand, W. Lehner, O. Müller, and M. Schielt, A 32-b RISP/DSP microprocessor with reduced com-plexity, IEEE J. Solid-State Circuits, vol. 32, no. 7, July 1997.
9. J. A. Fisher, Very long instruction word architectures and the ELI-512, Proc. 10th Annual Symposium on Computer Architecture, pp. 140-150, June 1983.
10. D. Patterson, Reduced instruction set computers, Commun. ACM, vol. 28, no. 1, pp. 8-21, Jan. 1985.
11. D. Tabak, RISC Architecture, Wiley, New York, 1987.
12. L. Gwennap, Motorola chip combines 68000 with DSP, Microprocessor Report, vol.8, no. 8, pp. 9-12, June 20, 1994.
13. E. Holmann, T. Yoshida, A. Yamada, and Y. Shimazu, A VLIW processor for multimedia applications, Symposium Record of Hot Chips VIII, pp. 193-202, Aug., 1996.
14. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2nd edition, Morgan Kaufmann Publishers, 1995.
15. J. P. Tuttle, R. J. Chassell, and L. Tower Jr., ed., GNU's bulletin, Free Software Foundation, Inc. ISSN 1075-7813, 1997.
16. R. P. Weicker, Dhrystone: A synthetic systems programming benchmark, Comm. ACM, vol. 27, no. 10, pp. 1013 -1030, Oct. 1984.
17. Berkeley Design Technology, Inc., Buyer's Guide to DSP Processors (1995 edition), Fremont, California: Berkeley Design Technology, Inc., 1995.