A novel representation for two-pole feedback amplifiers

IEEE Transactions on Education

Volumn 41, Issue 3, 1998, Pages 216-218

  Palmisano, Giuseppe ^b   Palumbo, Gaetano ^a,b  

^a IEEE

^b UNIVERSITY OF CATANIA   (Italy)

Author keywords

Amplifiers; Analog design; Feedback; Phase margin

Indexed keywords

CLOSED LOOP CONTROL SYSTEMS; ELECTRIC NETWORK SYNTHESIS; PARAMETER ESTIMATION; POLES AND ZEROS;

TWO POLE FEEDBACK AMPLIFIERS;

FEEDBACK AMPLIFIERS;

EID: 0032135951     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/13.704548     Document Type: Article

References (9)

1. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed. New York: McGraw-Hill, 1993.
2. P. Allen and D. Holberg, CMOS Analog Circuit Design. New York: Holt Rinehart and Winston, 1987.
3. R. Gregorian and G. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
4. K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
5. G. Palmisano and G. Palumbo, "An optimized compensation strategy for two-stage CMOS opamp," IEEE Trans. Circuits Syst. I, vol. 42, pp. 178-182, Mar. 1995.
6. _, "A compensation strategy for two-stage CMOS opamp based on current buffer," IEEE Trans. Circuits Syst. I, vol. 44, pp. 257-262, Mar. 1997.
7. A. Sedra and K. Smith, Microelectronic Circuits, 3rd ed. Philadelphia, PA: Saunders, 1991.
8. J. Millman and A. Grabel, Microelectronics, 2nd ed. New York: McGraw-Hill, 1987.
9. H. Yang and D. Allstot, "Considerations for fast settling operational amplifiers," IEEE Trans. Circuits Syst., vol. 37, pp. 326-334, Mar. 1990.