메뉴 건너뛰기




Volumn 15, Issue 3, 1998, Pages 64-69

Testability features of the AMD-K6 microprocessor

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DEBUGGING; COMPUTER HARDWARE; COMPUTER SIMULATION; FAULT TOLERANT COMPUTER SYSTEMS; INTEGRATED CIRCUIT TESTING;

EID: 0032119301     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.706035     Document Type: Review
Times cited : (9)

References (7)
  • 1
    • 0031074654 scopus 로고    scopus 로고
    • A x86 Microprocessor with Multimedia Extensions
    • IEEE Press, Piscataway, N.J.
    • D. Draper et al., "A x86 Microprocessor with Multimedia Extensions," Proc. 1997 Int'l Solid-State Circuits Conf., IEEE Press, Piscataway, N.J., 1997, pp. 172-173.
    • (1997) Proc. 1997 Int'l Solid-State Circuits Conf. , pp. 172-173
    • Draper, D.1
  • 2
    • 0017442311 scopus 로고
    • A Logic Design Structure for LSI Testing
    • IEEE Computer Society Press, Los Alamitos, Calif.
    • E.B. Eichelberger and T.W. Williams, "A Logic Design Structure for LSI Testing," Proc. 14th Design Automation Conf., IEEE Computer Society Press, Los Alamitos, Calif., 1977, pp. 462-468.
    • (1977) Proc. 14th Design Automation Conf. , pp. 462-468
    • Eichelberger, E.B.1    Williams, T.W.2
  • 3
    • 3643138386 scopus 로고    scopus 로고
    • Analysis and Detection of Timing Failures in an Experimental Test Chip
    • IEEE CS Press
    • P. Franco et al., "Analysis and Detection of Timing Failures in an Experimental Test Chip," Proc. Int'l Test Conf., IEEE CS Press, 1996, pp. 353-361.
    • (1996) Proc. Int'l Test Conf. , pp. 353-361
    • Franco, P.1
  • 4
    • 0030245274 scopus 로고    scopus 로고
    • An Effective CMOS Bridging Fault Simulator: With SPICE Accuracy
    • Sept.
    • C. Di and J.A.G. Jess, "An Effective CMOS Bridging Fault Simulator: With SPICE Accuracy," IEEE Trans. Computer-Aided Design, Vol. 15, No. 9, Sept. 1996, pp. 1071-1080.
    • (1996) IEEE Trans. Computer-Aided Design , vol.15 , Issue.9 , pp. 1071-1080
    • Di, C.1    Jess, J.A.G.2
  • 5
    • 0024124138 scopus 로고
    • Fault Modeling and Test Algorithm Development for Static Random Access Memories
    • IEEE CS Press
    • R. Dekker, F. Beenker, and L. Thijssen, "Fault Modeling and Test Algorithm Development for Static Random Access Memories," Proc. Int'l Test Conf., IEEE CS Press, 1988, pp. 343-352.
    • (1988) Proc. Int'l Test Conf. , pp. 343-352
    • Dekker, R.1    Beenker, F.2    Thijssen, L.3
  • 6
    • 0026869699 scopus 로고
    • An Effective BIST Scheme for ROMs
    • May
    • Y. Zorian and A. Ivanov, "An Effective BIST Scheme for ROMs," IEEE Trans. Computers, Vol. 41, No. 5, May 1992, pp. 646-652.
    • (1992) IEEE Trans. Computers , vol.41 , Issue.5 , pp. 646-652
    • Zorian, Y.1    Ivanov, A.2
  • 7


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.