An analytical toggle frequency expression for sourcecoupled fet logic (scfl) frequency dividers

IEICE Transactions on Electronics

Volumn E81-C, Issue 7, 1998, Pages 1106-1111

  Murata, Koichi ^a   Otsuji, Taiichi ^a  

^a NTT CORPORATION   (Japan)

Author keywords

Analytical expression; Frequency divider; GaAs MESFET; SCFL; Toggle frequency

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER SIMULATION; COMPUTER SOFTWARE; HIGH ELECTRON MOBILITY TRANSISTORS; MESFET DEVICES; SEMICONDUCTING GALLIUM ARSENIDE; SENSITIVITY ANALYSIS; TRANSCONDUCTANCE; TRANSFER FUNCTIONS;

SOFTWARE PACKAGE SPICE; SOURCE-COUPLED FIELD EFFECT TRANSISTOR LOGIC (SCFL); TOGGLE FREQUENCY EXPRESSION;

FREQUENCY DIVIDING CIRCUITS;

EID: 0032119266     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (9)

1. K. Murata, T. Otsuji, M. Yoneyama, and M. Tokumitsu, "A 40Gbit/s super-dynamic decision 1C using 0.15-μm GaAs MESFETs," 1997 IEEE MTT-s IMS Tech. Dig., pp. 465-468, 1997.
2. M. Yoneyama, A. Sano, K. Hagimoto, T. Otsuji, K. Murata, Y. Imai, S. Yamaguchi, T. Enoki, and E. Sano, "Optical repeater circuits using 40-Gbit/s InAlAs/InGaAs HEMT digital 1C chip set," 1997 IEEE MTT-s IMS Tech. Dig., pp. 461-464, 1997.
3. W. Fang, "Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 572-583, 1990.
4. W. Fang, A. Brunnschweiler, and P. Ashburn, "An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividers," IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 920-931, 1990.
5. K. Ishii, H. Ichino, and C. Yamaguchi, "Maximum operating frequency in Si bipolar master-slave toggle flip-flop circuit," IEEE J. Solid-State Circuits, vol.29, no. 7, pp. 754-760, 1994.
6. P. K. Tien, "Propagation delay in high speed silicon bipolar and GaAs HBT digital circuits," Int. Journal of Solid-State Circuits, vol. I, no. 1, pp. 101-124, 1990.
7. E. Sano and K. Murata, "An analytical delay expression for source-couple FET logic (SCFL) inverters," IEEE Trans. Electron Devices, vol. 42, no. 4, pp. 785-786, 1995.
8. K. Murata, T. Otsuji, M. Ohhata, M. Togashi, E. Sano, and M. Suzuki, "A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19 Gb/s decision circuit using 0.2 urn GaAs MESFET," IEEE J. Solid-State Circuits, vol.30, no. 10, pp. HOI1108, 1995.
9. Y. Umeda, K. Osafune, T. Enoki, H. Ito, and Y. Ishii, "SCFL static frequency divider using InAlAs/InGaAs/ InP HEMTs," 25th EUMC Tech. Dig., pp. 222-228, 1995. [10] E. Sano, Y. Imai, and H. Ichino, "Lightwavecommunication ICs for 10Gbit/s and beyond," OFC'95 Tech. Dig., pp. 36-37, 1995.